ACM Home Page
Please provide us with feedback. Feedback
Design considerations and tools for low-voltage digital system design
Full text PdfPdf (140 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 33rd annual Design Automation Conference table of contents
Las Vegas, Nevada, United States
Pages: 113 - 118  
Year of Publication: 1996
ISBN:0-89791-779-0
Authors
Anantha Chandrakasan  Department of EECS, Massachusetts Institute of Technology, Cambridge
Isabel Yang  Department of EECS, Massachusetts Institute of Technology, Cambridge
Carlin Vieri  Department of EECS, Massachusetts Institute of Technology, Cambridge
Dimitri Antoniadis  Department of EECS, Massachusetts Institute of Technology, Cambridge
Sponsors
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 20,   Citation Count: 8
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/240518.240540
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-Based Sequential Logic Optimization for Low Power," 1994 International Workshop on Low-power Design, pp. 57-62, April 1994.
 
3
Thomas Barber, "BodyLANTM: A Low-Power Communications System", SM Thesis, MIT, January 1996.
 
4
 
5
K. Seta, H. Hara, T. Kuroda, M. Kakumu, T. Sakurai, "50% Active-Power Saving Without Speed Degradation Using Standby Power Reduction (SPR) Circuit," IEEE ISSCC 1995, pp. 318-319, 1995.
 
6
T. Sakata, M. Horiguchi, K. Itoh, "Subthreshold-Current Reduction Circuits for Multi-GIGABIT DRAM's," 1993 Symposium on VLSI Circuits, pp. 45-46, 1993.
 
7
I. Yang, C. Vieri, A. P. Chandrakasan, and D. Antoniadis, "Back Gated CMOS on SOIAS for Dynamic Threshold Control," IEEE 1995 IEDM, December 1995.
 
8
A. Eustace, A. Srivastava, "ATOM: A Flexible Interface for Building High Performance Program Analysis Tools", Digitial Equipment Corp. WRL Technical Note TN-44, July 1994.

CITED BY  8

Collaborative Colleagues:
Anantha Chandrakasan: colleagues
Isabel Yang: colleagues
Carlin Vieri: colleagues
Dimitri Antoniadis: colleagues