Evaluating virtual channels for cache-coherent shared-memory multiprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Evaluating virtual channels for cache-coherent shared-memory multiprocessors

Full text

Pdf (934 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 10th international conference on Supercomputing table of contents

Philadelphia, Pennsylvania, United States

Pages: 253 - 260

Year of Publication: 1996

ISBN:0-89791-803-7

Authors

Akhilesh Kumar	Department of Computer Science Texas A&M University, College Station, TX
Laxmi N. Bhuyan	Department of Computer Science Texas A&M University, College Station, TX

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 14, Citation Count: 9

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/237578.237611 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Laxmi N. Bhuyan , Qing Yang , Dharma P. Agrawal, Performance of Multiprocessor Interconnection Networks, Computer, v.22 n.2, p.25-37, February 1989 [doi>10.1109/2.19830]
	2	Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993 [doi>10.1109/2.191995]
	3	W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992 [doi>10.1109/71.127260]
	4	Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992 [doi>10.1109/2.121510]
	5	K. Bolding and L. Snyder, "Mesh and Torus Chaotic Routing," Tech Rep UW-CSE-91-04-04, Dept of Computer Sci. Engg., Univ. of Washington, Apr. 1991.
	6	V. S. Adve , M. K. Vernon, Performance Analysis of Mesh Interconnection Networks with Deterministic Routing, IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, p.225-246, March 1994 [doi>10.1109/71.277793]
	7	Intel Corp, Paragon XP/S- Product Overview, 1991.
	8	S. Chittor and R. Enbody, "Performance Degradation in Large Wormhole Routed Interprocessor Communication Networks," In Proc. of the 1990 Int'l Conference on Parallel Processing, pp. 1-424-428, August 1990.
	9	Y. M. Boura , C. R. Das, Modeling virtual channel flow control in hypercubes, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.166, January 22-25, 1995
	10	Q. Yang , L. N. Bhuyan , B.-C. Liu, Analysis and Comparison of Cache Coherence Protocols for a Packet-Switched Multiprocessor, IEEE Transactions on Computers, v.38 n.8, p.1143-1153, August 1989 [doi>10.1109/12.30868]
	11	James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986 [doi>10.1145/6513.6514]
	12	E. A. Brewer , C. N. Dellarocas , A. Colbrook , W. E. Weihl, PROTEUS: A HIGH-PERFORMANCE PARALLEL-ARCHITECTURE SIMULATOR, Massachusetts Institute of Technology, Cambridge, MA, 1991
	13	W. J. Dally , C. L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987 [doi>10.1109/TC.1987.1676939]
	14	L. M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. on Computers, pp. 1112-1118, Dec. 1978.
	15	Akhilesh Kumar , Laxmi N. Bhuyan, Effect of Virtual Channels and Memory Organization on Cache-Coherent Shared-Memory Multiprocessors, Texas A & M University, College Station, TX, 1996
	16	J. Kubiatowicz, Closing the Window of Vulnerability in Multiphase memory transaction: The alewife transaction store, Massachusetts Institute of Technology, Cambridge, MA, 1993
	17	John M. Mellor-Crummey , Michael L. Scott, Synchronization without contention, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.269-278, April 08-11, 1991, Santa Clara, California, United States
	18	Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy
	19	A. Kumar and L. N. Bhuyan, "Parallel FFT Algorithms for Cache Based Shared Memory Multiprocessors," In Proc. of 1993 Int'l Conference on Parallel Processing, volume III, pp. 23-27, August 1993.
	20	Jaswinder Pal Singh , Wolf-Dietrich Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory, ACM SIGARCH Computer Architecture News, v.20 n.1, p.5-44, March 1992 [doi>10.1145/130823.130824]

CITED BY 9

	Ravishankar Iyer , Hujun Wang , Laxmi Narayan Bhuyan, Design and analysis of static memory management policies for CC-NUMA Multiprocessors, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.1-3, p.59-80, September 2002
	José F. Martínez , Josep Torrellas , José Duato, Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity, Proceedings of the 13th international conference on Supercomputing, p.202-209, June 20-25, 1999, Rhodes, Greece
	Aniruddha S. Vaidya , Anand Sivasubramaniam , Chita R. Das, Performance benefits of virtual channels and adaptive routing: an application-driven study, Proceedings of the 11th international conference on Supercomputing, p.140-147, July 07-11, 1997, Vienna, Austria
	Sudarshan Banerjee , Nikil Dutt, FIFO power optimization for on-chip networks, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
	Laxmi N. Bhuyan , Ravi R. Iyer , Tahsin Askar , Ashwini K. Nanda , Mohan Kumar, Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor, IEEE Transactions on Parallel and Distributed Systems, v.8 n.1, p.82-95, January 1997
	Aniruddha S. Vaidya , Chita R. Das , Anand Sivasubramaniam, A Testbed for Evaluation of Fault-Tolerant Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.10 n.10, p.1052-1066, October 1999
	L. N. Bhuyan , H. Wang , R. Iyer, Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks, IEEE Transactions on Parallel and Distributed Systems, v.11 n.3, p.230-246, March 2000
	Aniruddha S. Vaidya , Anand Sivasubramaniam , Chita R. Das, Impact of Virtual Channels and Adaptive Routing on Application Performance, IEEE Transactions on Parallel and Distributed Systems, v.12 n.2, p.223-237, February 2001
	Mainak Chaudhuri , Mark Heinrich, Exploring Virtual Network Selection Algorithms in DSM Cache Coherence Protocols, IEEE Transactions on Parallel and Distributed Systems, v.15 n.8, p.699-712, August 2004