The GLOW cache coherence protocol extensions for widely shared data

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

The GLOW cache coherence protocol extensions for widely shared data

Full text

Pdf (1.30 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 10th international conference on Supercomputing table of contents

Philadelphia, Pennsylvania, United States

Pages: 35 - 43

Year of Publication: 1996

ISBN:0-89791-803-7

Authors

Stefanos Kaxiras	Computer Sciences Department, University of Wisconsin-Madison 1210 W. Dayton St., Madison, WI
James R. Goodman	Computer Sciences Department, University of Wisconsin-Madison 1210 W. Dayton St., Madison, WI

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 17, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/237578.237583 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States
	2	J.L. Baer and W. H. Wang, "Architectural Choices for Multi-Level Cache Hierarchies." Proceedings 16th International Conference on Parallel Processing, pp. 258-261, 1987.
	3	R. Bianchini and T. J, LeBlanc, "Eager Combining: A Coherency Protocol for Increasing Effective Network and Memory Bandwidth in Shared-Memory Multiprocessors." Proceedings of the 6th Symposium on Parallel and Distributed Processing, October 1994.
	4	J. K. Bennett , J. B. Carter , W. Zwaenepoel, Munin: distributed shared memory based on type-specific memory coherence, Proceedings of the second ACM SIGPLAN symposium on Principles & practice of parallel programming, p.168-176, March 14-16, 1990, Seattle, Washington, United States
	5	David Chaiken , John Kubiatowicz , Anant Agarwal, LimitLESS directories: A scalable cache coherence scheme, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.224-234, April 08-11, 1991, Santa Clara, California, United States
	6	Satish Chandra , James R. Larus , Anne Rogers, Where is time spent in message-passing and shared-memory programs?, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.61-73, October 05-07, 1994, San Jose, California, United States
	7	Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
	8	Kourosh Gharachorloo, $arita V. Adve, Anoop Gupta, John L. Hennessy, and Mark D. Hill, "Programming for Different Memory Consistency. Models." Journal of Parallel and Distributed Computing, 15(4), 1992.
	9	James R. Goodman , Mary K. Vernon , Philip J. Woest, Efficient synchronization primitives for large-scale cache-coherent multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.64-75, April 03-06, 1989, Boston, Massachusetts, United States
	10	A. Gottlieb, R. Grishman, C.P. Kmskal, K.P. McAuliffe, L. Rudolph, M. Snir, "The NYU Ultracomputer Designing a MIMD Shared-Memory Parallel Computer." IEEE Transactions on Computers, Vol. C-32, no 2, pp. 175-189, February 1983.
	11	IEEE Standard for Scalable Coherent Interface (SCl) 1596-1992, H~E~ 1993.
	12	Ross Evan Johnson, Extending the scalable coherent interface for large-scale shared-memory multiprocessors, University of Wisconsin at Madison, Madison, WI, 1993
	13	Ross E. Johnson, James R.Goodrnan, "Interconnect Topologies with Point-to-Point Rings," Proc. of the International Conference on Parallel Processing, August 1992.
	14	Alain Kägi , Nagi Aboulenein , Douglas C. Burger , James R. Goodman, Techniques for reducing overheads of shared-memory multiprocessing, Proceedings of the 9th international conference on Supercomputing, p.11-20, July 03-07, 1995, Barcelona, Spain [doi>10.1145/224538.224540]
	15	Stefanos Kaxiras, Kiloprocessor Extensions to SCI, Proceedings of the 10th International Parallel Processing Symposium, p.166-172, April 15-19, 1996
	16	S. Kaxiras and J. R. Goodman, "The GLOW Cache Coherence Extensions for Widely Shared Data." University of Wisconsin-Madison, C.S. Dept., Technical Report 1305, March 1996. (ftp.cs.wisc.edu)
	17	Leslie Lamport, "How to Make a Multiprocessor Computer that Cor- ~'~tly Executes Multiprocess Programs." IEEE Transactions on Computers, C-28(9):690-691, September 1979.
	18	Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992 [doi>10.1109/2.121510]
	19	Kai Li , Paul Hudak, Memory coherence in shared virtual memory systems, ACM Transactions on Computer Systems (TOCS), v.7 n.4, p.321-359, Nov. 1989 [doi>10.1145/75104.75105]
	20	Yeong-Chang Maa , Dhiraj K. Pradhan , Dominique Thiebaut, Two economical directory schemes for large-scale cache coherent multiprocessors, ACM SIGARCH Computer Architecture News, v.19 n.5, p.10, Sept. 1991 [doi>10.1145/379189.379198]
	21	Htkan Nilsson, Per StenstriSm, "The Scalable Tree Protocol--a Cache Coherence Approach for large-Scale Mulfiprocessors." 4th IEEE Symposium on Parallel and Distributed Processing, pp. 498-506, 1992.
	22	Gregory F. Plister and V. Alan Norton, "'Hot Spot' Contention and Combining in Multistage lnterconnection Netwofics." Proceedings of the 1985 International Conference on Parallel Processing, pp. 790- 797, August 20-23, 1985.
	23	S. K. Reinhardt , J. R. Larus , D. A. Wood, Tempest and typhoon: user-level shared memory, Proceedings of the 21ST annual international symposium on Computer architecture, p.325-336, April 18-21, 1994, Chicago, Illinois, United States
	24	Steven K. Reinhardt , Mark D. Hill , James R. Larus , Alvin R. Lebeck , James C. Lewis , David A. Wood, The Wisconsin Wind Tunnel: virtual prototyping of parallel computers, Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.48-60, May 10-14, 1993, Santa Clara, California, United States
	25	Steven L. Scott , James R. Goodman , Mary K. Vernon, Performance of the SCI ring, Proceedings of the 19th annual international symposium on Computer architecture, p.403-414, May 19-21, 1992, Queensland, Australia
	26	W. Weber , A. Gupta, Analysis of cache invalidation patterns in multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.243-256, April 03-06, 1989, Boston, Massachusetts, United States

CITED BY 7

	Marius Pirvu , Laxmi Bhuyan, Hardware spatial forwarding for widely shared data, Proceedings of the 14th international conference on Supercomputing, p.264-273, May 08-11, 2000, Santa Fe, New Mexico, United States
	Stefanos Kaxiras , Stein Gjessing , James R. Goodman, A study of three dynamic approaches to handle widely shared data in shared-memory multiprocessors, Proceedings of the 12th international conference on Supercomputing, p.457-464, July 1998, Melbourne, Australia
	Gheith A. Abandah , Edward S. Davidson, Effects of architectural and technological advances on the HP/Convex Exemplar's memory and communication performance, ACM SIGARCH Computer Architecture News, v.26 n.3, p.318-329, June 1998
	Hung-Chang Hsiao , Chung-Ta King, Exploiting Network Locality for CC-NUMA Multiprocessors, The Journal of Supercomputing, v.18 n.1, p.63-87, Jan. 2001
	Noel Eisley , Li-Shiuan Peh , Li Shang, In-Network Cache Coherence, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.321-332, December 09-13, 2006
	Edya Ladan-Mozes , Charles E. Leiserson, A consistency architecture for hierarchical shared caches, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany
	Noel Eisley , Li-Shiuan Peh , Li Shang, Leveraging on-chip networks for data cache migration in chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada