|
ABSTRACT
Concurrent real-time systems are among the most difficult systems to design because of the many possible interleavings of events and because of the timing requirements that must be satisfied. We have developed a graphical environment based on Real-Time Graphical Interval Logic (RTGIL) for specifying and reasoning about the designs of concurrent real-time systems. Specifications in the logic have an intuitive graphical representation that resembles the timing diagrams drawn by software and hardware engineers, with real-time constraints that bound the durations of intervals. The syntax-directed editor of the RTGIL environment enables the user to compose and edit graphical formulas on a workstation display; the automated theorem prover mechanically checks the validity of proofs in the logic; and the database and proof manager tracks proof dependencies and allows formulas to be stored and retrieved. This article describes the logic, methodology, and tools that comprise the prototype RTGIL environment and illustrates the use of the environment with an example application.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
 |
2
|
|
| |
3
|
|
| |
4
|
|
 |
5
|
|
| |
6
|
|
| |
7
|
Nikolaj Bjorner , Anca Browne , Eddie Chang , Michael Colon , Arjun Kapur , Z Manna , Henny B. Sipma , Tomas E. Uribe, STeP: The Stanford Temporal Prover (Educational Release) User''s Manual, Stanford University, Stanford, CA, 1995
|
 |
8
|
|
 |
9
|
|
| |
10
|
CLEMENTS, P. C., HEITMEYER, C. L., LABAW, B. G., AND ROSE, A.T. 1993. MT: A toolset for specifying and analyzing real-time systems. In Proceedings of the 14th IEEE Real-Time Systems Symposium. IEEE Computer Society Press, Los Alamitos, Calif., 12-22.
|
| |
11
|
|
| |
12
|
CROW, J., JEFFERSON, S. T., LEE, R., MELLIAR-SMITH, P. M., OWRE, S., RUSHBY, J. M., SCHWARTZ, R. L., SHANKAR, N., SHOSTAK, R. E., VON HENKE, F. W., AND WHITEHURST, A. 1990. EHDM specification and verification system. Tech. Rep. SRI Project 8110, Computer Science Laboratory, SRI International, Menlo Park, Calif. Jan.
|
| |
13
|
|
 |
14
|
|
 |
15
|
|
| |
16
|
|
| |
17
|
|
| |
18
|
HAR'EL, Z. AND KURSHAN, R. 1990. Software for analytical development of communications protocols. AT&T Tech. J. 69, 1 (Jan./Feb.), 45-59.
|
| |
19
|
|
| |
20
|
HAREL, D., KOZEN, D., AND PARIKH, R. 1982. Process logic: Expressiveness, decidability, completeness. J. Comput. Syst. Sci. 25, 2 (Oct.), 145-180.
|
| |
21
|
David Harel , Amir Pnueli , Hagi Lachover , Amnon Naamad , Michal Politi , Rivi Sherman , Aharon Shtull-Trauring , Mark Trakhtenbrot, STATEMATE: A Working Environment for the Development of Complex Reactive Systems, IEEE Transactions on Software Engineering, v.16 n.4, p.403-414, April 1990
[doi> 10.1109/32.54292]
|
| |
22
|
|
| |
23
|
|
| |
24
|
|
| |
25
|
KOEDINGER, K. R. AND ANDERSON, g. R. 1990. Abstract planning and perceptual chunks: Elements of expertise in geometry. Cog. Sci. 14, 4 (Oct./Dec.), 511-550.
|
 |
26
|
Ron Koymans , Jan Vytopil , Willem P. de Roever, Real-time programming and asynchronous message passing, Proceedings of the second annual ACM symposium on Principles of distributed computing, p.187-197, August 17-19, 1983, Montreal, Quebec, Canada
[doi> 10.1145/800221.806721]
|
| |
27
|
KUTTY, G., MOSER, L. E., MELLIAR-SMITH, P. M., RAMAKRISHNA, Y. S., AND DILLON, L.K. 1995. Axiomatizations of interval logics. Fundamenta Informaticae 24, 4 (Dec.), 313-332.
|
 |
28
|
|
| |
29
|
|
| |
30
|
|
| |
31
|
|
| |
32
|
|
| |
33
|
|
| |
34
|
|
| |
35
|
|
| |
36
|
Brad A. Myers , Dario A. Giuse , Roger B. Dannenberg , David S. Kosbie , Edward Pervin , Andrew Mickish , Brad Vander Zanden , Philippe Marchal, Garnet: Comprehensive Support for Graphical, Highly Interactive User Interfaces, Computer, v.23 n.11, p.71-85, November 1990
[doi> 10.1109/2.60882]
|
| |
37
|
|
| |
38
|
Y. S. Ramakrishna , P. M. Melliar-Smith , L. E. Moser , L. K. Dillon , G. Kutty, Interval logics and their decision procedures: part I: an interval logic, Theoretical Computer Science, v.166 n.1-2, p.1-47, Oct. 20, 1996
[doi> 10.1016/0304-3975(95)00254-5]
|
| |
39
|
Y. S. Ramakrishna , P. M. Melliar-Smith , L. E. Moser , L. K. Dillon , G. Kutty, Interval logics and their decision procedures: part I: an interval logic, Theoretical Computer Science, v.166 n.1-2, p.1-47, Oct. 20, 1996
[doi> 10.1016/0304-3975(95)00254-5]
|
| |
40
|
|
| |
41
|
SCHL()R, R. AND DAMM, W. 1993. Specification and verification of system-level hardware designs using timing diagrams. In Proceedings of the European Conference on Design Automation. IEEE Computer Society Press, Los Alamitos, Calif., 518-524.
|
| |
42
|
|
| |
43
|
WOLPER, P. 1985. The tableau method for temporal logic: An overview. Logique et Analyse, Novelle Sdrie 28e Annde, 110-111 Numero Special. Automated Reasoning in Non-Classical Logic (June-Sept.), 119-136.
|
CITED BY 12
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Jeffrey J. P. Tsai , Alan Liu , Eric Juan , Avinash Sahay, Knowledge-Based Software Architectures: Acquisition, Specification, and Verification, IEEE Transactions on Knowledge and Data Engineering, v.11 n.1, p.187-201, January 1999
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
REVIEW
"Mauro Pezze : Reviewer"
Specification and verification of real-time systems are difficult
problems and have been widely studied. Specification languages,
verification methods, and supporting tools based on different formal and
informal models are described in many pa
more...
|