An optimal clock period selection method based on slack minimization criteria

ABSTRACT

An important decision in synthesizing a hardware implementation from a behavioral description is selecting the clock period to schedule the datapath operations into control steps. Prior to scheduling, most existing behavioral synthesis systems either require the designer to specify the clock period explicitly or require that the delays of the operators used in the design be specified in multiples of the clock period. An unfavorable choice of clock period could result in operations being idle for a large portion of the clock period and, consequently, affect the performance of the synthesized design. In this article, we demonstrate the effect of clock slack on the performance of designs and present an algorithm to find a slack-minimal clock period. We prove the optimality of our method and apply it to several examples to demonstrate its effectiveness in maximizing design performance.

REFERENCES

• 1: M. Balakrishnan , P. Marwedel, Integrated scheduling and binding: a synthesis approach for design space exploration, Proceedings of the 26th ACM/IEEE conference on Design automation, p.68-74, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74395]
• 2: Daniel D. Gajski, Principles of digital design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 3: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 4: Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
• 5: JAIN, R., MLINAR, M., AND PARKER, A. 1988. Area-time model for synthesis of nonpipelined designs. In Proceedings of the International Conference on Computer-Aided Design (Santa Clara, CA).
• 6: KIM, T., LIU, J., AND LIU, C. 1991. A scheduling algorithm for conditional resource sharing. In Proceedings of the International Conference on Computer-Aided Design (Santa, Clara, CA).
• 7: S. Y. Kung , Thomas Kailath , Harper J. Whitehouse, VLSI and Modern Signal Processing, Prentice Hall Professional Technical Reference, 1984
• 8: MCFARLAND, M. AND KOWALSKI, T. 1990. Incorporating bottom-up design into hardware synthesis. IEEE Trans. Comput.-Aided Des. 9, 9 (Sept.).
• 9: PANG, D. AND FERRARI, L. 1989. Unified approach to general IFIR filter design using the B-spline function. In Proceedings of the Asilomar Conference on Signals, Systems & Computers.
• 10: Nohbyung Park , Alice Parker, Synthesis of optimal clocking schemes, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.489-495, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317933]
• 11: Alice C. Parker , Jorge T. Pizarro , Mitch Mlinar, MAHA: a program for datapath synthesis, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.461-466, July 1986, Las Vegas, Nevada, United States
• 12: Pierre G. Paulin , John P. Knight, Algorithms for High-Level Synthesis, IEEE Design & Test, v.6 n.6, p.18-31, November 1989 [doi>10.1109/54.41671]
• 13: P. G. Paulin , J. P. Knight , E. F. Girczyc, HAL: a multi-paradigm approach to automatic data path synthesis, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.263-270, July 1986, Las Vegas, Nevada, United States
• 14: RAMACHANDRAN, L. AND GAJSKI, D. 1994. Behavioral design assistant (bda) user's manual. UC Irvine, Dept. of ICS, Tech. Rep. 94-36.
• 15: VLSI TECHNOLOGIES INC. 1988. VDPIO0 1.5 Micron CMOS Datapath Cell Library.
• 16: VLSI TECHNOLOGIES INC. 1992.0.8-Micron Datapath Library (VCC4DP3).
• 17: WALKER, R. AND CAMPOSANO, R.1991. A Survey of High-Level Synthesis Systems. Kluwer Academic, Boston, MA.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

General Terms:
Design, Measurement, Performance

Keywords:
clock period, clock slack, performance estimation, scheduling