An investigation of the performance of various instruction-issue buffer topologies

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

An investigation of the performance of various instruction-issue buffer topologies

Full text

Pdf (663 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 28th annual international symposium on Microarchitecture table of contents

Ann Arbor, Michigan, United States

Pages: 279 - 284

Year of Publication: 1995

ISBN:0-8186-7349-4

Authors

Stéphan Jourdan	Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France
Pascal Sainrat	Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France
Daniel Litaize	Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE-CS\TCMM : TC on Microprocessors & Microcomputers

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 3, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Michael Butler , Yale Patt, An investigation of the performance of various dynamic scheduling techniques, Proceedings of the 25th annual international symposium on Microarchitecture, p.1-9, December 01-04, 1992, Portland, Oregon, United States
	2	T. M. Conte , K. N. P. Menezes , S. W. Sathaye, A technique to determine power-efficient, high-performance superscalar processors, Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95), p.324, January 04-07, 1995
	3	L. Gwennap, "Intel's P6 Uses Decoupled Superscalar Design," Microprocessor Report, Vol. 9 Num. 2, 1995.
	4	L. Gwennap, "Pa-8000 Combines Complexity and Speed," Microprocessor Report, Vol. 8 Num. 15, 1994.
	5	W. W. Hwu , Y. N. Patt, Checkpoint repair for out-of-order execution machines, Proceedings of the 14th annual international symposium on Computer architecture, p.18-26, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30353]
	6	IBM and Motorola, "PowerPC 604 RISC Microprocessor Technical Summary," Advance information, MPR604TSU-1, 1994.
	7	IBM and Motorola, "PowerPC 620 RISC Microprocessor Technical Summary," Advance Information, MPR620TSU-1, 1994.
	8	M. johnson, Superscalar M~croprocessor Design, Prentice-Hall, 1991.
	9	Stéphan Jourdan , Pascal Sainrat , Daniel Litaize, Exploring configurations of functional units in an out-of-order superscalar processor, Proceedings of the 22nd annual international symposium on Computer architecture, p.117-125, June 22-24, 1995, S. Margherita Ligure, Italy
	10	Mips technologies Incorporated, "gl0000 Microprocessor Product Overview," Technical Report, October 1994.
	11	M. Simone , A. Essen , A. Ike , A. Krishnamoorthy , T. Maruyama , N. Patkar , M. Ramaswami , M. Shebanow , V. Thirumalaiswamy , D. Tovey, Implementation trade-offs in using a restricted data flow architecture in a high performance RISC microprocessor, Proceedings of the 22nd annual international symposium on Computer architecture, p.151-162, June 22-24, 1995, S. Margherita Ligure, Italy
	12	James E. Smith , Andrew R. Pleszkun, Implementation of precise interrupts in pipelined processors, Proceedings of the 12th annual international symposium on Computer architecture, p.36-44, June 17-19, 1985, Boston, Massachusetts, United States
	13	M.D. Smith, "Tracing with Pixie," Technical report, Stanford Uniwr~ity, April 1901_
	14	"SPEC 92", Technical report, December 1992.
	15	J.E. Thornton, Design of a Computer: The Control Data 5500, Glenview, Foresman, 1970.
	16	Shlomo Weiss , James E. Smith, IBM Power and PowerPC, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1994