The performance impact of incomplete bypassing in processor pipelines

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

The performance impact of incomplete bypassing in processor pipelines

Full text

Pdf (1.09 MB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 28th annual international symposium on Microarchitecture table of contents

Ann Arbor, Michigan, United States

Pages: 36 - 45

Year of Publication: 1995

ISBN:0-8186-7349-4

Authors

Pritpal S. Ahuja	Department of Computer Science, Princeton University, 35 Olden Street, Princeton, New Jersey
Douglas W. Clark	Department of Computer Science, Princeton University, 35 Olden Street, Princeton, New Jersey
Anne Rogers	Department of Computer Science, Princeton University, 35 Olden Street, Princeton, New Jersey

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE-CS\TCMM : TC on Microprocessors & Microcomputers

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 16, Citation Count: 11

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	SPEC Newsletter. Standard Performance Evaluation Corporation, September 1994.
	2	A. Abnous , N. Bagherzadeh, Pipelining and Bypassing in a VLIW Processor, IEEE Transactions on Parallel and Distributed Systems, v.5 n.6, p.658-664, June 1994 [doi>10.1109/71.285612]
	3	P. Bannon , J. Keller, Internal architecture of Alpha 21164 microprocessor, Proceedings of the 40th IEEE Computer Society International Conference, p.79, March 05-09, 1995
	4	E. Bloch. The Engineering Design of the Stretch Computer. in Proc. Eastern Joint Computer Conference, pages 48-59, 1959.
	5	W. Bowhill et al. A 300-MHz 64b Quad-Issue CMOS RISC Microprocessor. IEEE J. of Solid- State Circuits, 30(11):to appear, November 1995.
	6	Andrea Capitanio , Nikil Dutt , Alexandru Nicolau, Partitioned register files for VLIWs: a preliminary analysis of tradeoffs, Proceedings of the 25th annual international symposium on Microarchitecture, p.292-300, December 01-04, 1992, Portland, Oregon, United States
	7	Robert Cohn , Thomas Gross , Monica Lam, Architecture and compiler tradeoffs for a long instruction wordprocessor, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.2-14, April 03-06, 1989, Boston, Massachusetts, United States
	8	D. Dobberpuhl et al. A 200-MHz 64-b Dual-Issue CMOS Microprocessor. IEEE J. of Solid-State Circuits, 27(11):1555-1564, November 1992.
	9	J. A. Fisher. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers, C-30(7):478-490, 1981.
	10	Philip B. Gibbons , Steven S. Muchnick, Efficient instruction scheduling for a pipelined architecture, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.11-16, June 25-27, 1986, Palo Alto, California, United States
	11	J. Gray, A. Naylor, A. Abnous, and N. Bagherzadeh. VIPER: A VLIW Integer Microprocessor. IEEE Journal of Sohd State Circuits, 28(12):1377-1383, December 1993.
	12	John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983 [doi>10.1145/2166.357217]
	13	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	14	Ing-Jer Huang , Alvin M. Despain, An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.236-246, December 01-03, 1993, Austin, Texas, United States
	15	Gerry Kane , Joe Heinrich, MIPS RISC architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
	16	J. R. Larus. Assemblers, Linkers, and the SPIM Simulator. Appendix A of Computer Organization ~ Design: the Hardware/Software Interface, D. A. Patterson and J. L. Hennessy, Morgan Kaufmann, 1994.
	17	P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993 [doi>10.1007/BF01205182]
	18	Edward McLellan, The Alpha AXP Architecture and 21064 Processor, IEEE Micro, v.13 n.3, p.36-47, May 1993 [doi>10.1109/40.216747]
	19	David A. Patterson , John L. Hennessy, Computer organization & design: the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1993

CITED BY 11

	Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, ACM SIGARCH Computer Architecture News, v.25 n.2, p.206-218, May 1997
	Marcio Buss , Rodolfo Azevedo , Paulo Centoducatte , Guido Araujo, Tailoring pipeline bypassing and functional unit mapping to application in clustered VLIW architectures, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Lucian Codrescu , Steve Nugent , James Meindl , D. Scott Wills, Modeling technology impact on cluster microprocessor performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.909-920, October 2003
	Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Operation tables for scheduling in the presence of incomplete bypassing, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Edward Brekelbaum , Jeff Rupley , Chris Wilkerson , Bryan Black, Hierarchical Scheduling Windows, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Manjunath Kudlur , Kevin Fan , Michael Chu , Rajiv Ravindran , Nathan Clark , Scott Mahlke, FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.201, March 20-24, 2004, Palo Alto, California
	Sanghyun Park , Eugene Earlie , Aviral Shrivastava , Alex Nicolau , Nikil Dutt , Yunheung Paek, Automatic generation of operation tables for fast exploration of bypasses in embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	J. Adam Butts , Gurindar S. Sohi, Use-Based Register Caching with Decoupled Indexing, ACM SIGARCH Computer Architecture News, v.32 n.2, p.302, March 2004
	Angshuman Parashar , Sudhanva Gurumurthi , Anand Sivasubramaniam, A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy, ACM SIGARCH Computer Architecture News, v.32 n.2, p.376, March 2004
	Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Eugene Earlie, PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.1264-1269, March 07-11, 2005
	Eric P. Villasenor , DaeHo Seo , Mithuna S. Thottethodi, Power-efficient clustering via incomplete bypassing, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India