| Efficient and accurate transient simulation in charge-voltage plane |
| Full text |
Publisher Site
,
Pdf
(95 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
table of contents
San Jose, California, United States
Pages: 110 - 114
Year of Publication: 1995
ISBN:0-8186-7213-7
|
|
Author
|
|
Anirudh Devgan
|
IBM Thomas J. Watson Research Center, Yorktown Heights, NY
|
|
| Sponsors |
|
| Publisher |
IEEE Computer Society
Washington, DC, USA
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 2, Citation Count: 0
|
|
|
ABSTRACT
Transient simulation has traditionally been performed in current- voltage plane (with current and voltage as variables) for verification of integrated circuits and systems. This paper introduces techniques for efficient and accurate transient simulation in charge-voltage plane (with charge and voltage as variables). For integrated circuits, both simulation cost and overhead to increase accuracy are drastically reduced by performing simulations in charge-voltage plane. Adaptively controlled explicit simulation in charge-voltage plane is used to demonstrate the feasibility of the approach. Solution of circuit equations in charge-voltage plane is 10-20 times more efficient than in current-voltage plane. Furthermore, simulation accuracy can be increased at an incremental cost. As a result, ACES in charge-voltage plane provides speedups of 300x-5000x or more over traditional circuit simulators with little or no loss in circuit timing accuracy.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
L.W. Nagel. SPICE2, A Computer Program to Simulate Semiconductor Circuits. Technical Report ERL-M520, UC-Berkeley, May, 1975.
|
| |
2
|
W. T. Weeks, A. J. Jimenez, G. W. Mahoney, D. Mehta, H. Quassemzadeh and T. R. Scott. Algorithms for ASTAP - a network analysis program. IEEE Trans. on Circuit Theory. (CT-20):628-634, November, 1973.
|
| |
3
|
B. R. Chawla, H. K. Gummel and E Kozak. MOTIS - An MOS timing simulator. IEEE Trans. on circuits and systems. CAS-22(12):901-910, December, 1975.
|
| |
4
|
C. Visweswariah and R. A. Rohrer. Piecewise approximate circuit simulation. IEEE Trans. Computer-Aided Design. pp. 861-870, July, 1991.
|
| |
5
|
S. Lin, M. M. Sadowska and E. S. Kuh. Stepwise Equivalent Circuit Simulation Technique. IEEE Trans. Computer Aided Design, pp. 672- 683, May,1993.
|
| |
6
|
R. Kao and M. Horowitz. Timing Analysis using Piecewise Linear Rsim. IEEE Trans. Computer Aided Design, pp. 1498- 1512, December 1994.
|
| |
7
|
A. Devgan and R. A. Rohrer. Adaptively Controlled Explicit Simulation. IEEE Trans. Computer Aided Design, pp. 746-762, June, 1994.
|
| |
8
|
L. T. Pillage and R. A. Rohrer. Asymptotic Waveform Evaluation for Timing Analysis. IEEE Trans. Computer-Aided Design. 9(4):352-366, April, 1990.
|
| |
9
|
C.T. Dilken, M.M. Alaybeyi, S. Topcu, A. Atalar, E. Sezer, M.A. Tan, and R. A. Rohrer. Piecewise Linear Asymptotic Waveform Evaluation for Transient Simulation of Integrated Circuits. IEEE International Symposium on Circuits and Systems, pp. 854-857, June 1991.
|
| |
10
|
|
| |
11
|
|
|