Pseudo-random testing and signature analysis for mixed-signal circuits

ABSTRACT

In this paper, we address the problem of functional testing of mixed-signal circuits using pseudo-random patterns. By embedding the linear, time-invariant (LTI) analog circuit between a digital-to-analog converter (DAC) and an analog-to-digital converter (ADC), we can model the analog and converter circuitry as a digital LTI system and test it using the pseudo-random vectors. We give mathematical analysis and formulate the pseudo-random testing process as the linear transformation of a random process by the analog LTI device under test (DUT). We choose the first and the second moments of the transformed random process, which are closely related to the functionality of the DUT, as the signatures for fault detection. We show that such signatures can be estimated by proper arithmetic operations on the output responses of the DUT to the vectors generated by LFSRs. We illustrate and compare the effectiveness of several possible choices of signatures, through analysis and experimental results of several circuits, in terms of their fault detection capabilities and the testing hardware requirements.

REFERENCES

• 1: N. Nagi and J. A. Abraham. "Hierarchical fault modeling tbr analog and mixed-signal circuits", VLSI Test Symposium, Apr. 1994, pp. 96-101
• 2: Naveena Nagi , Abhijit Chatterjee , Ashok Balivada , Jacob A. Abraham, Fault-based automatic test generator for linear analog circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.88-91, November 07-11, 1993, Santa Clara, California, United States
• 3: M. Soma, "A Design-For-Test Methodology for Active Analog Filter",Internationl Test Conference, Oct. 1993, pp. 183-192
• 4: Frank Bouwman , Taco Zwemstra , Sonny Hartanto , Keith Baker , Jan Koopmans, Application of Joint Time-Frequency Analysis in Mixed-Signal Testing, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.747-756, October 02-06, 1994
• 5: Karim Arabi , Bozena Kaminska , Janusz Rzeszut, A new built-in self-test approach for digital-to-analog and analog-to-digital converters, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.491-494, November 06-10, 1994, San Jose, California, United States
• 6: M. F. Toner , Gordon W. Roberts, A BIST Scheme for an SNR Test of a Sigma-Delta ADC, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.805-814, October 17-21, 1993
• 7: Eiichi Teraoka , Toru Kengaku , Ikuo Yasui , Kazuyuki Ishikawa , Takahiro Matsuo , Hideyuki Wakada , Narumi Sakashita , Yukihiko Shimazu , Takeshi Tokuda, A Built-in Self- Test for ADC and DAC in a Single-Chip Speech CODEC, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.791-796, October 17-21, 1993
• 8: Naveena Nagi , Abhijit Chatterjee , Jacob A. Abraham, A Signature Analyzer for Analog and Mixed-signal Circuits, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.284-287, October 10-12, 1994
• 9: M. Ohletz, "Hybrid Built-In Self-Test for Mixed Analog/Digital Integtated Circuits", European Test Conference, Apr. 1991, pp. 307-316
• 10: Alan V. Oppenheim , Ronald W. Schafer, Discrete-time signal processing, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
• 11: Charles W. Therrien, Discrete Random Signals and Statistical Signal Processing, Prentice Hall PTR, Upper Saddle River, NJ, 1992

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  G. Mathematics of Computing

General Terms:
Measurement, Theory

Keywords:
Pseudo-Random Testing, Random Process, Signature Analysis, Impulse Response