A macrotask-level unlimited speculative execution on multiprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A macrotask-level unlimited speculative execution on multiprocessors

Full text

Pdf (1.16 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 9th international conference on Supercomputing table of contents

Barcelona, Spain

Pages: 328 - 337

Year of Publication: 1995

ISBN:0-89791-728-6

Authors

Hayato Yamana	Electrotechnical Laboratory, Computer Science Division, 1-1-4 Umezono, Tsukuba, Ibaraki 305, Japan
Mitsuhisa Sato	Electrotechnical Laboratory, Computer Science Division, 1-1-4 Umezono, Tsukuba, Ibaraki 305, Japan
Yuetsu Kodama	Electrotechnical Laboratory, Computer Science Division, 1-1-4 Umezono, Tsukuba, Ibaraki 305, Japan
Hirofumi Sakane	Electrotechnical Laboratory, Computer Science Division, 1-1-4 Umezono, Tsukuba, Ibaraki 305, Japan
Shuichi Sakai	Real World Computing Partnership, 1-6-1 Takezono, Tsukuba, Ibaraki 305, Japan
Yoshinori Yamaguchi	Electrotechnical Laboratory, Computer Science Division, 1-1-4 Umezono, Tsukuba, Ibaraki 305, Japan

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
Oregon Graduate Institute : Oregon Graduate Institute
Univ Politecnica del Catalunya : Universite Politecnica del Catalunya

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 11, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/224538.224620 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	AcKT86	R D Acosta , J Kjelstrup , H C Torng, An instruction issuing approach to enhancing performance in multiple functinal unit processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, Sept. 1986 [doi>10.1109/TC.1986.1676841]
	AhSU86	Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
	BaGa84	U.Banerjee and D.D.Gajski: "Fast Execution of Loops with IF Statements," IEEE Trans. Comput., C-33, 11, pp.1030-1033 (1984).
	ChLS92	Meng-chou Chang , Feipei Lai , Rung-ji Shang, Exploiting instruction-level parallelism with the conjugate register file scheme, Proceedings of the 25th annual international symposium on Microarchitecture, p.29-32, December 01-04, 1992, Portland, Oregon, United States
	FeOW87	Jeanne Ferrante , Karl J. Ottenstein , Joe D. Warren, The program dependence graph and its use in optimization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.3, p.319-349, July 1987 [doi>10.1145/24039.24041]
	GiPo92	M. Girkar , C. D. Polychronopoulos, Automatic Extraction of Functional Parallelism from Ordinary Programs, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.166-178, March 1992 [doi>10.1109/71.127258]
	HAOK92	H.Honda, K.Aida, M.Okamoto and H.Kasahara :"Coarse Grain Parallel Execution Scheme of a Fortran Program on OSCAR", IEiCE Trans., J75-D-I, 8, pp.526-535 (1992)(in Japanese).
	HoIK90	H.Honda, I.Iwata and H.Kasahara:"Coarse Grain Parallelism Detection Scheme of a Fortran Program", IEICE Trans.,J73-D-I, 12, pp.951-960 (1990)(in Japanese).
	LaWi92	Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.46-57, May 19-21, 1992, Queensland, Australia
	LeSm84	I.Lee and A.J.Smith:"Branch Prediction Strategies and Branch Target Buffer," IEEE Comut.,17,1,pp.6-22 (1984).
	NiFi84	A.Nicolau and J.A.Fisher:" Measuring the Parallelism available for Very Long Instruction Word Architecture", IEEE Trans. Comput., 33, 11, pp.968-976 (1984).
	RiFo72	E.M.Riseman and C.Foster: "The Inhibition of Potential Parallelism by Conditional Jumps," IEEE Trans. Comput.,21,12, pp.1405-1411 (1972).
	SmLH90	Michael D. Smith , Monica S. Lam , Mark A. Horowitz, Boosting beyond static scheduling in a superscalar processor, Proceedings of the 17th annual international symposium on Computer Architecture, p.344-354, May 28-31, 1990, Seattle, Washington, United States
	SmLH92	Michael D. Smith , Mark Horowitz , Monica S. Lam, Efficient superscalar performance through boosting, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.248-259, October 12-15, 1992, Boston, Massachusetts, United States
	SYHK89	S. Sakai , y. Yamaguchi , K. Hiraki , Y. Kodama , T. Yuba, An architecture of a dataflow single chip processor, Proceedings of the 16th annual international symposium on Computer architecture, p.46-53, April 1989, Jerusalem, Israel
	ThGH93	Kevin B. Theobald , Guang R. Gao , Laurie J. Hendren, Speculative execution and branch prediction on parallel machines, Proceedings of the 7th international conference on Supercomputing, p.77-86, July 19-23, 1993, Tokyo, Japan [doi>10.1145/165939.165958]
	Uht92	A. K. Uht, Requirements for Optimal Execution of Loops with Tests, IEEE Transactions on Parallel and Distributed Systems, v.3 n.5, p.573-581, September 1992 [doi>10.1109/71.159040]
	YaSK91	Y.Yamaguchi,S.Sakai and Y.Kodama :"Synchronization Mechanisms of a highly parallel dataflow machine EM-4", IEICE Trans., E74, 1, pp.204-213(1991).