Implementation of sparta, a highly parallel circuit simulator by the preconditioned Jacobi method, on a distributed memory machine

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Implementation of sparta, a highly parallel circuit simulator by the preconditioned Jacobi method, on a distributed memory machine

Full text

Pdf (826 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 9th international conference on Supercomputing table of contents

Barcelona, Spain

Pages: 209 - 217

Year of Publication: 1995

ISBN:0-89791-728-6

Authors

Reiji Suda	The Department of Information Science, the Faculty of Science, the University of Tokyo
Yoshio Oyanagi	The Department of Information Science, the Faculty of Science, the University of Tokyo

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
Oregon Graduate Institute : Oregon Graduate Institute
Univ Politecnica del Catalunya : Universite Politecnica del Catalunya

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 4, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/224538.224563 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	P. Odent , L. Claesen , H. De Man, Feedback loops and large subcircuits in the multiprocessor implementation of a relaxation based circuit simulator, Proceedings of the 26th ACM/IEEE conference on Design automation, p.25-30, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74388]
	2	Gung-Chung Yang, PARASPICE: a parallel circuit simulator for shared-memory multiprocessors, Proceedings of the 27th ACM/IEEE conference on Design automation, p.400-405, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123318]
	3	T. A. Johnson , A. E. Ruehli, Parallel waveform relaxation of circuits with global feedback loops, Proceedings of the 29th ACM/IEEE conference on Design automation, p.12-15, June 08-12, 1992, Anaheim, California, United States
	4	L. Peterson and S. Mattison, "The Design and Implementatlon of a Concurrent Circuit Simulation Program for Multicomputers" IEEE Trans. CAD, Vol. 12, No. 7, 1993,pp, 1004-1014.
	5	G. C. Hung. Y-C. Wen. K. A. Gallivan, and R. A. Saleh, "Improving the Performaucc of Parallel Relaxation-Based Circuit Simulators," IEEE Trans. CAD, Vol. 12, No. 11, 1993. pp. 1762 -1774.
	6	E. Lelarasmee, A. Ruheli, and A. L. Sangiovanni- Vincentelli, 'The waveform relaxation method for the time-domain analysis of large scale integrated circuit," IEEE Trans. CAD, Vol. 1, No. 3, Aug, 1982, pp. 131-145.
	7	F. Yamamoto, Y. Umetani, S. Takahashi, "Applicability of Conjugate Residue with Complete LU decomposit ion for Large-Scale Circuit simulation, " Trans. IPSJ, \'ol. 27, no. 8 Aug 1986, pp. 774-782 (in Japanese).
	8	A. D. Gunawardena, "Modified Iterative Methods for Consistent linear Systems, " Linear Algebra Applications, No. 156, 1991. pp. 123-143
	9	R. SUda, and Y. Ovanagi "Josephson junction circuit simulation by the preconditioned Gauss-Seidel method, " lPSJ SIG Notes, 92-NA-42, August, 1992, pp. 1-8, (in Japanese).
	10	R. Suds. "Parallel circuit simulation by the preconditioned Jacobi method,'' IPSJ SIC Notes, 93- HPC-48, August, 1993, pp. 73-79, (in Japanese).
	11	R. Suda, A task allocation algorithm based on graph plitting," IPSJ SIG Notes, 94-HPC-52, .July, 1991, pp. 83-- 88, (in Japanese).
	12	R. Suda, "Large scale circuit analysis by preconditioned relaxation methods" Proc. of Matrix Analysis and Parallel Computing (PCG '94), April, 1994, pp. 189-197.
	13	W, Hioe and E. Gotm, Quantum Flux Parameteron, Singapore: World Scientific, 1991.
	14	H, Ishihata, et al., "An Architecture of Highly Parallel Computer AP 1000," IEEE Pacific Rim Conf. on Communication, Computers and SignaI Processing, May, 1991, pp. 13-16,