Industrial experience using rule-driven retargetable code generation for multimedia applications

ABSTRACT

Abstract: The increasing usage of application-specific instruction set processors (ASIPs) in audio and video telecommunications has made strong demands on the rapid availability of dedicated compilers. A rule-driven approach to code generation may have benefits over model-based approaches as the user is not confined to the capabilities supported by the model. However, the sole use of transformation rules may or may not be sufficient in optimization abilities depending on the target architecture. This paper outlines experiences with a rule-driven code generation approach for two applications in audio and video processing. The first is a controller for the VideoPhone codec at SGS-Thomson Microelectronics. The second is a VLIW (very large instruction word) processor for high-fidelity and MPEG audio at Thomson Consumer Electronic Components. The experience has shown that a rule-driven approach to compilation is applicable to both the controller and VLIW architectures; however, is limited in optimization abilities for the latter.

REFERENCES

• 1: SGS-Thomson MicroElec., "STill00 VideoPhone CODEC Preliminary Data Specification", Aug 1993.
• 2: M. Harrand, et. al., "A Single Chip Videophone Video Encoder/Decoder", Int. Solid-State Circuits Conf., Feb 1995, pp. 292-293.
• 3: L. Bergher, X. Figari, F. Frederiksen, M. Froidevaux, J.M. Gentit, O. Queinnec, "MPEG Audio Decoder for Consumer Applications", submitted to CICC'95.
• 4: E Paulin, C. Liem, T. May, S. Sutarwala, "FlexWare: A Flexible FirmWare Development Environment", in Code Generation for Embedded Processors. ed. by E Marwedel, G. Goossens, Kluwer Acad. Pub., 1995.
• 5: Johan Van Praet , Gert Goossens , Dirk Lanneer , Hugo De Man, Instruction set definition and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
• 6: Peter Marwedel, Tree-based mapping of algorithms to predefined structures, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.586-593, November 07-11, 1993, Santa Clara, California, United States
• 7: C. Liem, T. May, E Paulin, "Instruction-Set Matching and Selection for DSP and ASIP Code Generation", Eulvpean Design & Test Conf., Feb 1994, pp. 31-37.
• 8: Clifford Liem , Trevor May , Pierre Paulin, Register assignment through resource classification for ASIP microcode generation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.397-402, November 06-10, 1994, San Jose, California, United States
• 9: Dirk Lanneer , Marco Cornero , Gert Goossens , Hugo De Man, Data routing: a paradigm for efficient data-path synthesis and code generation, Proceedings of the 7th international symposium on High-level synthesis, p.17-22, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
• 10: Rainer Leupers , Wolfgang Schenk , Peter Marwedel, Retargetable assembly code generation by bootstrapping, Proceedings of the 7th international symposium on High-level synthesis, p.88-93, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
• 11: R.E Gurd, "Experience Developing Microcode Using a High-Level Language", Proc. of the 16th Annual Miovprogramming Workshop, Oct 1983, pp. 179-184.
• 12: S. Antoniazzi , A. Balboni , W. Fornaciari , D. Sciuto, A methodology for control-dominated systems codesign, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
• 13: Pierre G. Paulin , Clifford Liem , Trevor C. May , Shailesh Sutarwala, DSP design tool requirements for embedded systems: a telecommunications industrial perspective, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.23-47, Jan. 1995 [doi>10.1007/BF02406469]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Code generation; Compilers

  H. Information Systems
  H.5 INFORMATION INTERFACES AND PRESENTATION (I.7)
      H.5.1 Multimedia Information Systems
          Subjects: Audio input/output; Video (e.g., tape, disk, DVI)

General Terms:
Algorithms, Design, Languages

Keywords:
MPEG audio, VLIW architecture, VLIW processor, VideoPhone codec controller, application specific integrated circuits, application-specific instruction set processors, audio telecommunications, codecs, computer architecture, controller architecture, dedicated compiler availability, high-fidelity audio, industrial experience, instruction sets, knowledge based systems, multimedia applications, multimedia systems, multiprocessing systems, optimising compilers, optimization abilities, rule-driven retargetable code generation, target architecture, telecommunication computing, transformation rules, video telecommunications, videotelephony