Real-time multi-tasking in software synthesis for information processing systems

ABSTRACT

Abstract: Software synthesis is a new approach which focuses on the support of embedded systems without the use of operating systems. Compared to traditional design practices, a better utilization of the available time and hardware resources can be achieved, because the static information provided by the system specification is fully exploited and an application-specific solution is automatically generated. On-going research on a software synthesis approach for real-time information processing systems is presented which starts from a concurrent process system specification and tries to automate the mapping of this description to a single processor. An internal representation model which is well-suited for the support of concurrency and timing constraints is proposed, together with flexible execution models for multi-tasking with real-time constraints. The method is illustrated on a personal terminal receiver demodulator for mobile satellite communication.

REFERENCES

• 1: Massimilano Chiodo , Paolo Giusto , Attila Jurecska , Harry C. Hsieh , Alberto Sangiovanni-Vincentelli , Luciano Lavagno, Hardware-Software Codesign of Embedded Systems, IEEE Micro, v.14 n.4, p.26-36, August 1994 [doi>10.1109/40.296155]
• 2: Pai Chou , Gaetano Borriello, Software scheduling in the co-synthesis of reactive real-time systems, Proceedings of the 31st annual conference on Design automation, p.1-4, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196247]
• 3: M. Cornero, et al., "Software Synthesis for Real-Time Information Processing Systems," Code Generation for Embedded Processors, Kluwer, 1995.
• 4: European Space Agency (ESA), "Mobile Satellite Business Network (MSBN) - System Requirement Specification," Issue 3.1, ESA-Estec, Nov. 17, 1992.
• 5: K. Ghosh, et al.,"A Survey of Real-Time Operating Systems," report GIT-CC-93/18, College of Computing, Georgia Institute of Technology, Atlanta, Georgia, Feb. 15, 1994.
• 6: D. Lanneer, et al., "CHESS: Retargetable Code Generation for Embedded DSP Processors," Code Generation for Embedded Processors, Kluwer, 1995.
• 7: Rajesh Kumar Gupta, Co-synthesis of hardware and software for digital embedded systems, Stanford University, Stanford, CA, 1994
• 8: Narain Gehani , William D. Roome, The concurrent C programming language, Silicon Press, Summit, NJ, 1989
• 9: IEEE Inc., "IEEE Standard VHDL Language Reference Manual," IEEE Standard 1076-1987, Mar., 1982.
• 10: David Ku , Gionvanni De Micheli, Relative scheduling under timing constraints, Proceedings of the 27th ACM/IEEE conference on Design automation, p.59-64, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123227]
• 11: Jia Xu , David Parnas, Scheduling Processes with Release Times, Deadlines, Precedence and Exclusion Relations, IEEE Transactions on Software Engineering, v.16 n.3, p.360-369, March 1990 [doi>10.1109/32.48943]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Systems specification methodology

  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Optimization

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS
      G.2.2 Graph Theory
          Subjects: Graph algorithms

General Terms:
Algorithms, Design

Keywords:
automatic processor mapping, automatically generated application-specific solution, computer aided software engineering, concurrency control, concurrent process system specification, embedded systems, flexible execution models, hardware resource utilization, information processing systems, internal representation model, mobile satellite communication, multiprocessing programs, personal terminal receiver demodulator, processor scheduling, real-time multi-tasking, real-time systems, software synthesis, static information, time utilization, timing constraints