The Chinook hardware/software co-synthesis system

ABSTRACT

Abstract: Designers of embedded systems are facing ever tighter constraints on design time, but computer-aided design tools for embedded systems have not kept pace with these trends. The Chinook co-synthesis system addresses the automation of the most time-consuming and error-prone tasks in embedded controller design, namely the synthesis of interface hardware and software needed to integrate system components, the migration of functions between processors or custom logic, and the co-simulation of the design before, during and after synthesis. This paper describes the principal elements of Chinook and discuss its application to a variety of embedded designs.

REFERENCES

• 1: F. BoussinotandR. DeSimone. TheEsterellanguage.Proc. IEEE, 79(9), Sept. 1991.
• 2: CADENCE Design Systems, Inc. Programming Language Interface Reference Manual. CADENCE Design Systems, Inc., 1992.
• 3: Massimilano Chiodo , Paolo Giusto , Attila Jurecska , Harry C. Hsieh , Alberto Sangiovanni-Vincentelli , Luciano Lavagno, Hardware-Software Codesign of Embedded Systems, IEEE Micro, v.14 n.4, p.26-36, August 1994 [doi>10.1109/40.296155]
• 4: Pai Chou , Gaetano Borriello, Software scheduling in the co-synthesis of reactive real-time systems, Proceedings of the 31st annual conference on Design automation, p.1-4, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196247]
• 5: Pai Chou , Gaetano Borriello, Interval scheduling: fine-grained code scheduling for embedded systems, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.462-467, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217571]
• 6: Pai Chou , Ross B. Ortega , Gaetano Borriello, Interface co-synthesis techniques for embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.280-287, November 05-09, 1995, San Jose, California, United States
• 7: Pai Chou , Ross Ortega , Gaetano Borriello, Synthesis fo the hardware/software interface in microcontroller-based systems, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.488-495, November 1992, Santa Clara, California, United States
• 8: Pai Chou , Elizabeth A. Walkup , Gaetano Borriello, Scheduling for Reactive Real-Time Systems, IEEE Micro, v.14 n.4, p.37-47, August 1994 [doi>10.1109/40.296156]
• 9: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 10: Daniel D. Gajski , Frank Vahid, Specification and Design of Embedded Hardware-Software Systems, IEEE Design & Test, v.12 n.1, p.53-67, March 1995 [doi>10.1109/54.350695]
• 11: B. Gladstone. Specification of timing in a digital system. ASIC and EDA, pp.46-52, August 1993.
• 12: Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
• 13: Rajesh K. Gupta , Giovanni De Micheli, Constrained software generation for hardware-software systems, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
• 14: David Harel, Statecharts: A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987 [doi>10.1016/0167-6423(87)90035-9]
• 15: C. A. R. Hoare, Communicating sequential processes, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
• 16: J. Kuskin , D. Ofelt , M. Heinrich , J. Heinlein , R. Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy, The Stanford FLASH multiprocessor, Proceedings of the 21ST annual international symposium on Computer architecture, p.302-313, April 18-21, 1994, Chicago, Illinois, United States
• 17: A.K. Mok. The design of real-time programming systems based on process models. In Real Time Systems Symposium, pp.5-17, 1984.
• 18: T. Murata. Petri nets: Properties, analysis, and applications. Proc. IEEE, 77(4):541-580, April 1989.
• 19: Chang Yun Park, Predicting deterministic execution times of real-time programs, University of Washington, Seattle, WA, 1992
• 20: Mani B. Srivastava , Brian C. Richards , Robert W. Brodersen, System level hardware module generation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.20-35, March 1995 [doi>10.1109/92.365451]
• 21: Donald E. Thomas , Philip R. Moorby, The Verilog hardware description language (4th ed.), Kluwer Academic Publishers, Norwell, MA, 1998
• 22: Elizabeth A. Walkup , Gaetano Borriello, Interface timing verification with application to synthesis, Proceedings of the 31st annual conference on Design automation, p.106-112, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196297]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Hardware/software interfaces

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design, Performance

Keywords:
Chinook hardware/software co-synthesis system, computer-aided design tools, custom logic, design co-simulation, design time constraints, embedded controller design, error-prone tasks, function migration, interface hardware, interface software, logic CAD, logic design, microcontrollers, microprocessors, real-time systems, software tools, system components integration