Quantifying design productivity

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Quantifying design productivity: an effort distribution analysis

Full text

Pdf (505 KB)

Source

European Design Automation Conference archive
Proceedings of the conference on European design automation table of contents

Brighton, England

Pages: 476 - 481

Year of Publication: 1995

ISBN:0-8186-7156-4

Authors

Makarand Joshi	Department of Electrical and Computer Engineering, University of South Carolina, Columbia, SC
Hideaki Kobayashi	Department of Electrical and Computer Engineering, University of South Carolina, Columbia, SC

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 4, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Polen Kission , Hong Ding , Ahmed A. Jerraya, Structured design methodology for high-level design, Proceedings of the 31st annual conference on Design automation, p.466-471, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196470]
	2	He and H. Kobayashi, "Process Management for Top-down HDL-Based Design", APCHDL'94, Japan, Oct. 1994.
	3	M. Joshi , H. Kim , H. Kobayashi, Measuring HDL-based design productivity: an experimental comparison, Proceedings of the 4th IEEE International Verilog HDL Conference, p.44, March 27-29, 1995
	4	Einar J. Aas , Tore Steen , Karl Klingsheim, Quantifying Design Quality Through Design Experiments, IEEE Design & Test, v.11 n.1, p.27-38, January 1994 [doi>10.1109/54.262320]
	5	R. Goering, "HDLs get graphical tool", Electronic Engineering Times, May 24, 1993.
	6	W. Parzybok Jr., "As I see it", Industry Week, Jun. 6, 1994.
	7	M. Donlin, "ASIC complexity fuels drive to HDL design", Computer Design, May 1991.
	8	R. Moritz, "Graphical Entry Is a Must for HDLs", ASIC & EDA, Aug. 1993.
	9	Pankaj Jalote, An integrated approach to software engineering, Springer-Verlag New York, Inc., New York, NY, 1991