A core information model of VHDL

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A core information model of VHDL

Full text

Pdf (564 KB)

Source

European Design Automation Conference archive
Proceedings of the conference on European design automation table of contents

Brighton, England

Pages: 28 - 33

Year of Publication: 1995

ISBN:0-8186-7156-4

Authors

Cristian A. Giumale	Department of Computer Science, Bucharest Technical University, Bucharest 77206, Romania
Hilary J. Kahn	Department of Computer Science, University of Manchester, Manchester M13 9PL, UK

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 2, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Wolfgang Müller , Egon Börger , Uwe Glässer, The semantics of behavioral VHDL '93 descriptions, Proceedings of the conference on European design automation, p.500-505, September 19-23, 1994, Grenoble, France
	2	Standards for Electronic Design Automation, Release 1.0, CAD Framework Initiative, Inc., 4030 W.Braker Lane, Suite 550, Austin, Texas 78759 U.S.A., 1992
	3	Electronic Design Interchange Format Version 300, Electronic Industries Association / EDIF Division, 2001 Pennsylvania Avenue, N.W., Washington, DC 20006, U.S.A., EIA-618, 1993
	4	EXPRESS Language Reference Manual, ISO 10303: Part 11 Version N 14, April 1991
	5	Cristian A Giumale , Hilary J. Kahn, An information model of time, Proceedings of the 30th international conference on Design automation, p.668-672, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165087]
	6	Giumale C. A. An Information Model of VHDL'87 (Draft Version 5) / VHDL' 93 (Draft Version 1), University of Manchester, August/November 1994
	7	Roger Lipsett , Cary A. Ussery , Carl F. Schaefer, VHDL, Hardware Description and Design, Kluwer Academic Publishers, Norwell, MA, 1993
	8	Olcoz S. and Colom J.M. "The Discrete Event Simulation Semantics of VHDL", Proceedings of the International Conference of Simulation and Hardware Description Languages, Tempe, Arizona, January 1994, pp 128-134
	9	Schaefers L., Mueller W. and Wilkes W. Examination of Concepts in Existing Modelling Languages / Methodologies to Model Behavioural Semantics, Deliverable Report ECIP2/HU/008-1, 1992
	10	VHDL Language Reference Manual (IEEE Std 1076- 1987/1993), IEEE, Inc., 345 East 47th Street, New York, NY 10017, USA, 1988/1993
	11	VIFASG 1076 VHDL Procedural Interface (Draft Version), VHDL Schema Definition (Draft Version), VIFASG Subgroup on Intermediate Form Definition, November 23, December 11, 1990