| 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits |
| Full text |
Pdf
(174 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 1995 international symposium on Low power design
table of contents
Dana Point, California, United States
Pages: 191 - 196
Year of Publication: 1995
ISBN:0-89791-744-8
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 41, Citation Count: 13
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Rolf Landauer, "Irreversibility and Heat Generation in the Computing Process", IBM J. Res. Devel. vol. 5 pp. 183-191 (1961).
|
| |
2
|
C.H. Bennett, "Logical Reversibility of Computation", IBM J. Res. Devel. vol. 17, pp525-532 (1973).
|
| |
3
|
C. Seitz et al., "Hot Clock nMOS", Proceedings of the 1985 Chapel Hill Conference on VLSI. Computer Science Press (1985).
|
| |
4
|
Roderick T. Hinman and Martin F. Schlecht, "Power Dissipation Measurements on Recovered Energy Logic", 1994 Symposium on VLSI Circuits / Digest of Technical Papers, 19. IEEE (June 1994).
|
| |
5
|
A. G. Dickinson and J. S. Denker, "Adiabatic Dynamic Logic", Proceedings of the Custom Integrated Circuits Conference. IEEE (1994).
|
| |
6
|
J. G. Koller and W.C. Athas, "Adiabatic Switching, Low Energy Computing, and the Physics of Storing and Erasing Information", PhysComp '92: Proc. of the Workshop on Physics and Computation. IEEE (1993).
|
| |
7
|
Ralph C. Merkle, "Reversible Electronic Logic using Switches", Nanotechnology Vol. 4 21-40. (1993).
|
| |
8
|
Alan Kramer, John S. Denker, Stephen C. Avery, Alex G. Dickinson, and Thomas R. Wik, "Adiabatic Computing with the 2N-2N2D Logic Family", 1994 Symposium on VLSI Circuits / Digest of Technical Papers, 25. IEEE (June 1994).
|
| |
9
|
J. S. Hall, "An Electroid Switching Model for Reversible Computer Architectures", PhysComp '92: Proc. of the Workshop on Physics and Computation. IEEE (1993).
|
| |
10
|
|
| |
11
|
T.J. Gabara, "Pulsed Low Power CMOS", Inter. J. of High Speed Elec. and Systems, Vol. 5 2, (1994).
|
CITED BY 13
|
|
|
|
|
Suhwan Kim , Marios C. Papaefthymiou, True single-phase energy-recovering logic for low-power, high-speed VLSI, Proceedings of the 1998 international symposium on Low power electronics and design, p.167-172, August 10-12, 1998, Monterey, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Visvesh Sathe , Juang-Ying Chueh , Joohee Kim , Conrad H. Ziesler , Suhwan Kim , Marios C. Papaefthymiou, Fast, efficient, recovering, and irreversible, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
|
|
|
|
|
|
|
|
|
Anand Paul , A. Ebenezer Jeyakumar , P. N. Neelakantan , K. John Pratheep, Energy recovery strategy for low power CMOS circuits design, Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, p.1-5, December 07-09, 2003, Singapore
|
|
|
|
|
|
Mehrdad Khatir , Amir Moradi , Alireza Ejlali , Mohammad T. Manzuri Shalmani , Mahmoud Salmasizadeh, A secure and low-energy logic style using charge recovery approach, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
|
|
|
|
|