| The design and implementation of PowerMill |
| Full text |
Pdf
(335 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 1995 international symposium on Low power design
table of contents
Dana Point, California, United States
Pages: 105 - 110
Year of Publication: 1995
ISBN:0-89791-744-8
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 7, Downloads (12 Months): 44, Citation Count: 23
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
W. S. Song and L. A. Glasser. Power distribution techniques for VLSI circuits. J. Solid State Circuits, Feb. 1986.
|
| |
2
|
|
| |
3
|
R. Black. Electronmigration failure modes in aluminum metalization for semiconductor devices. Proc. IEEE, pages 1587-1594, Sept. 1969.
|
| |
4
|
Richard Burch , Farid Najm , Ping Yang , Dale Hocevar, Pattern-independent current estimation for reliability analysis of CMOS circuits, Proceedings of the 25th ACM/IEEE conference on Design automation, p.294-299, June 12-15, 1988, Atlantic City, New Jersey, United States
|
 |
5
|
|
| |
6
|
Radu Marculescu , Diana Marculescu , Massoud Pedram, Switching activity analysis considering spatiotemporal correlations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.294-299, November 06-10, 1994, San Jose, California, United States
|
| |
7
|
J. Monteiro, S. Devadas, B. Lin, C-Y Tsui, and M. Pedram. Exact and approximate methods of switching activity estimation in sequential logic circuits. In Proceedings of the 199~ International workshop on low power design, 1994.
|
| |
8
|
B. George el al. Power analysis for semi-custom design. In Proceedings of the IEEE Custom Integrated Circuits Conference, 1994.
|
| |
9
|
Christopher Jay Terman. Simulation tools for digital LSI design. PhD thesis, MIT, Sept. 1983.
|
| |
10
|
B. R. Chawla, H. K. Gummel, and P. Kozah. MO- TIS- an MOS timing simulator. IEEE Trans. CAS, Dec. 1975.
|
| |
11
|
|
| |
12
|
A. R. Newton. Techniques for the simulation of large-scale integrated circuits. IEEE Trans. CAS, Sept. 1979.
|
| |
13
|
S. P. Fan, M. Y. Hsueh, A. R. Newton, and D. O. Pederson. MOTIS-C: A new circuit simulator for MOS LSI circuits. In Proceedings of ISCAS, 1977.
|
| |
14
|
P. Odryna and S. Nassif. The ADEPT timing simulation program. VLSI System Design, March 1986.
|
| |
15
|
R. A. Saleh, J. E. Kleckner, and A. R. Newton. Iterated timing analysis and SPLICE1. In ICCAD Digest of Technical Papers, 1983.
|
CITED BY 23
|
|
Alessandro Bogiolo , Luca Benini , Bruno Riccò, Power estimation of cell-based CMOS circuits, Proceedings of the 33rd annual conference on Design automation, p.433-438, June 03-07, 1996, Las Vegas, Nevada, United States
|
|
|
Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, Analytical estimation of transition activity from word-level signal statistics, Proceedings of the 34th annual conference on Design automation, p.582-587, June 09-13, 1997, Anaheim, California, United States
|
|
|
Radu Marculescu , Diana Marculescu , Massoud Pedram, Non-stationary effects in trace-driven power analysis, Proceedings of the 1999 international symposium on Low power electronics and design, p.133-138, August 16-17, 1999, San Diego, California, United States
|
|
|
K. Ogawa , M. Kohno , F. Kitamura, PASTEL: a parameterized memory characterization system, Proceedings of the conference on Design, automation and test in Europe, p.15-21, February 23-26, 1998, Le Palais des Congrés de Paris, France
|
|
|
|
|
|
Edwin de Angel , Earl E. Swartzlander, Jr., Survey of low power techniques for ROMs, Proceedings of the 1997 international symposium on Low power electronics and design, p.7-11, August 18-20, 1997, Monterey, California, United States
|
|
|
|
|
|
Gang Qu , Naoyuki Kawabe , Kimiyoshi Usami , Miodrag Potkonjak, Function-level power estimation methodology for microprocessors, Proceedings of the 37th conference on Design automation, p.810-813, June 05-09, 2000, Los Angeles, California, United States
|
|
|
|
|
|
|
|
|
Mauro Chinosi , Roberto Zafalon , Carlo Guardiani, Parallel mixed-level power simulation based on spatio-temporal circuit partitioning, Proceedings of the 36th ACM/IEEE conference on Design automation, p.562-567, June 21-25, 1999, New Orleans, Louisiana, United States
|
|
|
Radu Marculescu , Diana Marculescu , Massoud Pedram, Hierarchical sequence compaction for power estimation, Proceedings of the 34th annual conference on Design automation, p.570-575, June 09-13, 1997, Anaheim, California, United States
|
|
|
Phillip Stanley-Marbell , Michael Hsiao, Fast, flexible, cycle-accurate energy estimation, Proceedings of the 2001 international symposium on Low power electronics and design, p.141-146, August 2001, Huntington Beach, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
Enrico Macii , Massoud Pedram , Fabio Somenzi, High-level power modeling, estimation, and optimization, Proceedings of the 34th annual conference on Design automation, p.504-511, June 09-13, 1997, Anaheim, California, United States
|
|
|
Muzhou Shao , D. F. Wong , Youxin Gao , Huijing Cao , Li-Pen Yuan, A fast and accurate method for interconnect current calculation, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
|
|
|
D. T. Blaauw , A. Dharchoudhury , R. Panda , S. Sirichotiyakul , C. Oh , T. Edwards, Emerging power management tools for processor design, Proceedings of the 1998 international symposium on Low power electronics and design, p.143-148, August 10-12, 1998, Monterey, California, United States
|
|
|
D. Nadezhin , S. Gavrilov , A. Glebov , Y. Egorov , V. Zolotov , D. Blaauw , R. Panda , M. Becer , A. Ardelea , A. Patel, SOI Transistor Model for Fast Transient Simulation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.120, November 09-13, 2003
|
|
|
|
|
|
|
|
|
|
|