Externally hazard-free implementations of asynchronous circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Externally hazard-free implementations of asynchronous circuits

Full text

Pdf (184 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 718 - 724

Year of Publication: 1995

ISBN:0-89791-725-1

Authors

Milton Sawasaki	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
Chantal Ykman-Couvreur	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
Bill Lin	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

Sponsors

EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 10, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217617 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Peter A. Beerel , Teresa H.-Y. Meng, Automatic gate-level synthesis of speed-independent circuits, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.581-586, November 1992, Santa Clara, California, United States
	2	T.A. Chu. Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications. PhD thesis, MIT, June 1987.
	3	T. Jackson and A. Albicki. Analysis of metastable operation in D latches. IEEE Trans. on Circuits and Systems, 36(11):1392-1404, November 1989.
	4	Alex Kondratyev , Michael Kishinevsky , Bill Lin , Peter Vanbekbergen , Alex Yakovlev, Basic gate implementation of speed-independent circuits, Proceedings of the 31st annual conference on Design automation, p.56-62, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196275]
	5	L. Lavagno , K. Keutzer , A. Sangiovanni-Vincentelli, Algorithms for synthesis of hazard-free asynchronous circuits, Proceedings of the 28th conference on ACM/IEEE design automation, p.302-308, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127685]
	6	Bill Lin , Chantal Ykman-Couvreur , Peter Vanbekbergen, A general state graph transformation framework for asynchronous synthesis, Proceedings of the conference on European design automation, p.448-453, September 19-23, 1994, Grenoble, France
	7	A. J. Martin, Formal program transformations for VLSI circuit synthesis, Formal development programs and proofs, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989
	8	Steven M. Nowick , Bill Coates, UCLOCK: Automated Design of High-Peformance Unclocked State Machines, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.434-441, October 10-12, 1994
	9	F. U. Rosenberger , C. E. Molnar , T. J. Chaney , T.-P. Fang, Q-Modules: Internally Clocked Delay-Insensitive Modules, IEEE Transactions on Computers, v.37 n.9, p.1005-1018, September 1988 [doi>10.1109/12.2252]
	10	M. H. Sawasaki. General Hazard-Free Synthesis of Asynchronous Circuits. PhD thesis, Katholieke Universiteit Leuven, February 1994.
	11	M. H. Sawasaki, C. Ykman-Couvreur, B. Lin, and H. De Man. Optimized synchronous logic synthesis mapped into hazard free asynchronous circuits. US Patent Filling Application, December 1993.
	12	L. Philips, I. Bolsens, B. Vanhoof, J. Vanhoof, and H. De Man. Silicon Integration of Digital User-end Mobile Communication Systems. In IEEE International Conference on Communications, May 1993.
	13	Richard L. Rudell , Alberto Sangiovanni-Vincentelli, Logic synthesis for vlsi design, 1989
	14	C.L. Seitz. System Timing. Inlntroduction to VLSI Systems, C.A. Mead and L.A. Conway, editors. Addison-Wesley, Chapter 7,1980.
	15	Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
	16	K. van Berkel. Private communications. December, 1993.
	17	M. A. Kishinevskiµi , Alexandre V. Yakovlev , Victor I. Varshavsky, Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems, Kluwer Academic Publishers, Norwell, MA, 1990
	18	Peter Vanbekbergen , Bill Lin , Gert Goossens , Hugo De Man, A generalized state assignment theory for transformations on signal transition graphs, Journal of VLSI Signal Processing Systems, v.7 n.1-2, p.101-115, Feb. 1994 [doi>10.1007/BF02108192]
	19	S. Vercauteren. Interface design for switchable single-rail to dual-rail conversion. EXACT internal report, IMEC, May 1994.
	20	Kenneth Y. Yun , David L. Dill , Steven M. Nowick, Synthesis of 3D Asynchronous State Machines, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.346-350, October 11-14, 1992
	21	ASSASSIN: A Synthesis System for Asynchronous Control Circuits. User and Tutorial Manual. IMEC, September, 1994.

CITED BY 2

	Bill Lin , Gjalt de Jong , Tilman Kolks, Hierarchical optimization of asynchronous circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.712-717, June 12-16, 1995, San Francisco, California, United States
	Jordi Cortadella , Michael Kishinevsky , Alex Kondratyev , Luciano Lavagno , Alex Yakovlev, Technology Mapping of Speed-Independent Circuits Based on Combinational Decomposition and Resynthesis, Proceedings of the 1997 European conference on Design and Test, p.98, March 17-20, 1997