ACM Portal
  Subscribe (Full Service)    Register (Limited Service, Free)    Login
  Search:   The ACM Digital Library   The Guide
  
ACM Home Page
Please provide us with feedback. Feedback
An algorithm for incremental timing analysis
Full text PdfPdf (135 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents
San Francisco, California, United States
Pages: 696 - 701  
Year of Publication: 1995
ISBN:0-89791-725-1
Authors
Jin-fuw Lee  IBM Thomas J. Watson Research Center, Yorktown Heights, NY
Donald T. Tang  IBM Thomas J. Watson Research Center, Yorktown Heights, NY
Sponsors
EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 21,   Citation Count: 5
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217613
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
K. A. Sakallah, T. N. Mudge, and O. A. Olukotun, "Check Tc and min Tc: Timing verification and optimal clocking of synchronous digital circuits," Proc. ICCAD, pp. 552-555, Nov 1990.
 
2
Thomas G. Szymanski , Narendra Shenoy, Verifying clock schedules, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.124-131, November 1992, Santa Clara, California, United States
 
3
R.S. Tsay and Ichiang Lin, "A system timing verifier for multiple-phase level-sensitive clock design," Research Report RC 17272, IBM Yorktown, 1991.
 
4
Timothy M. Burks , Karem A. Sakallah , Trevor N. Mudge, Identification of critical paths in circuits with level-sensitive latches, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.137-141, November 1992, Santa Clara, California, United States
 
5
Jin-fuw Lee , Donald T. Tang , C. K. Wong, A timing analysis algorithm for circuits with level-sensitive latches, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.743-748, November 06-10, 1994, San Jose, California, United States
 
6
T. G. Szymanski, Computing optimal clock schedules, Proceedings of the 29th ACM/IEEE conference on Design automation, p.399-404, June 08-12, 1992, Anaheim, California, United States
 
7
E.L. Lawler, "Combinational Optimization: Networks, and Matroids," Holt, Rinehart and Winston 1976.

CITED BY  5
L. Ribas-Xirgo , J. Carrabina-Bordoll, On the reuse of symbolic simulation results for incremental equivalence verification of switch-level circuits, Proceedings of the conference on Design, automation and test in Europe, p.624-631, February 23-26, 1998, Le Palais des Congrés de Paris, France
Jason Cong , Majid Sarrafzadeh, Incremental physical design, Proceedings of the 2000 international symposium on Physical design, p.84-92, May 2000, San Diego, California, United States
Chieh Changfan , Yu-Chin Hsu , Fur-Shing Tsai, Post-routing timing optimization with routing characterization, Proceedings of the 1999 international symposium on Physical design, p.30-35, April 12-14, 1999, Monterey, California, United States
Mike Hutton , David Karchmer , Bryan Archell , Jason Govig, Efficient static timing analysis and applications using edge masks, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA
Zhong Xiu , David A. Papa , Philip Chong , Christoph Albrecht , Andreas Kuehlmann , Rob A. Rutenbar , Igor L. Markov, Early research experience with OpenAccess gear: an open source development environment for physical design, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Combinational logic

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Sequential circuits


General Terms:
Algorithms, Design, Performance

Collaborative Colleagues:
Jin-fuw Lee: colleagues
Donald T. Tang: colleagues

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2009 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player