Retargetable self-test program generation using constraint logic programming

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	C. Albrecht, S. Bashford, P. Marwedel, A. Neumann, W. Schenk. The design of the PRIPS Microprocessor, 4th EUROCHIP-Workshop on VLSI Training, 1993.
	2	Alauddin Alomary , Takeharu Nakata , Yoshimichi Honma , Masaharu Imai , Nobuyuki Hikichi, An ASIP instruction set optimization algorithm with functional module sharing constraint, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.526-532, November 07-11, 1993, Santa Clara, California, United States
	3	T. Baba, H. Hagiwara. The MPG System: A Machine-Independent efficient microprogram generator. IEEE Trans. on Computers, Vol. C-30, pp. 373-395, 1981.
	4	Renate Beckmann , Ulrich Bieker , Ingolf Markhof, Application of Constraint Logic Programming for VLSI CAD Tools, Proceedings of the First International Conference on Constraints in Computational Logics, p.183-200, September 07-09, 1994
	5	Frédéric Benhamou , Alain Colmerauer, Constraint logic programming: selected research, MIT Press, Cambridge, MA, 1993
	6	U. Bieker, A. Neumann. Using logic programming and coroutining for electronic CAD. 2nd Int. Conf. on the Practical Applications of Prolog, London, April 1994.
	7	D. Brahme, J. A. Abraham. Functional Testing of Microprocessors. IEEE Transactions on Computers, Vol. C-33, No. 6, 1984.
	8	W. F. Clocksin, Logic programming and digital circuit analysis, Journal of Logic Programming, v.4 n.1, p.59-82, March 1987 [doi>10.1016/0743-1066(87)90022-7]
	9	CHIP User's Guide, COSYTEC SA, Parc Club Orsay Universite, 4, rue Jean Rostand, 91893 Orsay Cedex, France, 1991.
	10	ECLIPSE 3.4 User Manual. ECRC Common Logic Programming System. ECRC GmbH, Arabellastr. 17, Munich, Germany, 1994.
	11	A. Fauth, A. Knoll. Automated generation of DSP program development tools using a machine description formalism. Int. Conf. on Audio, Speech and Signal Processing, 1993.
	12	Mahadevan Ganapathi , Charles N. Fischer , John L. Hennessy, Retargetable Compiler Code Generation, ACM Computing Surveys (CSUR), v.14 n.4, p.573-592, Dec. 1982 [doi>10.1145/356893.356897]
	13	P. W. Horstmann. Automation of the Design for Testability Using Logic Programming. Dissertation, University of Missouri, 1983.
	14	Design Automation Standards Subcommittee of the IEEE. Draft standard VHDL language reference manual. IEEE Standards Department, 1992.
	15	Gerd Krüger, Automatic generation of self-test programs—a new feature of the MIMOLA design system, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.378-384, July 1986, Las Vegas, Nevada, United States
	16	G. Krfiger. A tool for hierarchical test generation. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol. 10, April 1991.
	17	Jaushin Lee , Janak H. Patel, An Instruction Sequence Assembling Methodology for Testing Microprocessors, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.49-58, September 20-24, 1992
	18	C. Liem, P. Paulin. Flexware - A flexible firmware development environment. Proc. European Design & Test Conference, pp. 31-37, 1994.
	19	M. Morris Mano, Computer system architecture (3rd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
	20	S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedel, A. Neumann, D. Voggenauer. The MIMOLA Language - Version 4.1. Technical Report, Computer Science Dpt., University of Dortmund, Sept. 1994.
	21	L. Nowak , P. Marwedel, Verification of hardware descriptions by retargetable code generation, Proceedings of the 26th ACM/IEEE conference on Design automation, p.441-447, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74456]
	22	Johan Van Praet , Gert Goossens , Dirk Lanneer , Hugo De Man, Instruction set definition and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
	23	Prolog III Reference Manual. PrologIA, Parc Technologique de Luminy - Case 919, 13288 Marseille Cedex 09, France, 1991.
	24	H. Simonis. Test generation using the constraint logic programming language CHIP. Proc. of the 6th International Conf. on Logic Programming, Lisboa, Portugal, pp. 101 - 112, June 1989.
	25	D. Svanaes, E. J. Aas. Test generation through logic programming. North- Holland, INTEGRATION, the VLSI journal, No. 2, 1984.
	26	S. M. Thatte, J. A. Abraham. Test generation for Microprocessors. IEEE Transactions on Computers, Vol. C-29, No. 6, 1980.
	27	TMS320C2x User's Guide, Rev. B, Texas Instruments, 1990.
	28	Tom Wilson , Gary Grewal , Ben Halley , Dilip Banerji, An integrated approach to retargetable code generation, Proceedings of the 7th international symposium on High-level synthesis, p.70-75, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada