Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels

Full text

Pdf (150 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 439 - 444

Year of Publication: 1995

ISBN:0-89791-725-1

Authors

Ivan L. Wemple	Department of Electrical Engineering, University of Washington
Andrew T. Yang	Department of Electrical Engineering, University of Washington

Sponsors

EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 8, Citation Count: 9

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217567 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	T.A. Johnson, R.W. Knepper, V. Marcello, and W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design", IEEE Transactions on Computer-Aided Design, vol. CAD-3, no. 2, pp. 126-134, April 1984.
	2	D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 420-430, April 1993.
	3	S. Kumashiro, R.A. Rohrer, and A.J. Strojwas, "A New Efficient Method for the Transient Simulation of Three-Dimensional Interconnect Structures", P~vceedings of the IEEE International Elect~vn Devices Meeting, pp. 193-196, 1990.
	4	N.K. Verghese, D.J. Allstot, and S. Masui, "Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs", IEEE 1993 Custom Integrated Circuits Conference, pp. 18.3.1-18.3.4.
	5	Nishath K. Verghese , Sang-Soo Lee , David J. Allstot, A unified approach to simulating electrical and thermal substrate coupling interactions in ICs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.422-426, November 07-11, 1993, Santa Clara, California, United States
	6	B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, and D.J. Allstot, "Addressing Substrate Coupling in Mixed-Mode ICs: Simulation and Power Distribution Synthesis", IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 226-238, March 1994.
	7	F. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a Global Solution for Parasitic Coupling Modeling and Visualization", IEEE 1994 Custom Integrated Circuits Conference, pp. 537-540.
	8	Alan George , Joseph W. Liu, Computer Solution of Large Sparse Positive Definite, Prentice Hall Professional Technical Reference, 1981
	9	Franco P. Preparata , Michael I. Shamos, Computational geometry: an introduction, Springer-Verlag New York, Inc., New York, NY, 1985
	10	S. Fortune, "A Sweepline Algorithm for Voronoi Diagrams", Algorithmica, 2, pp. 153-174, 1987.
	11	TMA MEDICI: Two-Dimensional Device Simulation Program, Technology Modeling Associates, Inc., Palo Alto, CA, Vols. 1 & 2, 1992.
	12	Ulrich Lauther, An O (N log N) algorithm for Boolean mask operations, Proceedings of the 18th conference on Design automation, p.555-562, June 29-July 01, 1981, Nashville, Tennessee, United States

CITED BY 9

	Madhu K. Iyer , M. L. Bushnell, Effect of Noise on Analog Circuit Testing, Journal of Electronic Testing: Theory and Applications, v.15 n.1-2, p.11-22, August-October 1999
	Mike Chou , Jacob White, Multilevel integral equation methods for the extraction of substrate coupling parameters in mixed-signal IC's, Proceedings of the 35th annual conference on Design automation, p.20-25, June 15-19, 1998, San Francisco, California, United States
	Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
	J.-P. Costa , M. Chou , L. M. Silveira, Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's, Proceedings of the conference on Design, automation and test in Europe, p.892-898, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Rob A. Rutenbar , John M. Cohn, Layout tools for analog ICs and mixed-signal SoCs: a survey, Proceedings of the 2000 international symposium on Physical design, p.76-83, May 2000, San Diego, California, United States
	Kevin J. Kerns , Andrew T. Yang, Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations, Proceedings of the 33rd annual conference on Design automation, p.280-285, June 03-07, 1996, Las Vegas, Nevada, United States
	Edoardo Charbon , Ranjit Gharpurey , Alberto Sangiovanni-Vincentelli , Robert S. Meyer, Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.455-462, November 10-14, 1996, San Jose, California, United States
	João Paulo Costa , Mike Chou , L. Miguel Silveira, Efficient techniques for accurate extraction and modeling of substrate coupling in mixed-signal IC's, Proceedings of the conference on Design, automation and test in Europe, p.84-es, January 1999, Munich, Germany
	A. J. Van Genderen , N. P. van der Meijs , T. Smedes, Fast Computation of Substrate Resistances in Large Circuits, Proceedings of the 1996 European conference on Design and Test, p.560, March 11-14, 1996