ACM Home Page
Please provide us with feedback. Feedback
Digital Library logoTake a look at the new version of this page: [ beta version ]. Tell us what you think.
Deriving efficient area and delay estimates by modeling layout tools
Full text PdfPdf (174 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents
San Francisco, California, United States
Pages: 402 - 407  
Year of Publication: 1995
ISBN:0-89791-725-1
Authors
Donald S. Gelosh  Air Force Institute of Technology, Wright-Patterson AFB, OH
Dorothy E. Setliff  Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA
Sponsors
EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 5,   Citation Count: 1
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217562
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Buchanan, B. and Shortliffe, E. Rule-Based Expert Systems, (Beading: Addison-Wesley, 1984) pp. 247-262.
 
2
Hsieh, Yea-Wing, "Architectural Synthesis Via VHDL" (M.S. thesis, the University of Pittsburgh, 1992).
3
 
4
 
5
Kurdahi, F.J. and Parker, A.C., "Techniques for Area Estimation of VLSI Layouts," IEEE Transactions on Computer- Aided Design, vol. 8, no. 1, (Jan. 1989), pp. 81-92.
 
6
Landman, B. and Russo, R., "On a Pin Versus Block Relationship for Partition of Logic Graphs," IEEE Transactions on Computers, vol. C-20, pg. 1469, 1971.
 
7
Personal communication with Steven P. Levitan, Assistant Professor, Department of Electrical Engineering, University of Pittsburgh, PA., September 6, 1993.
 
8
MCNC, Center for Microelectronic Systems Technologies, 3021 Cornwallis Road, P.O. Box 12889, Research Triangle Park, N.C. 27709.
 
9
 
10
McFarland, M.C., Parker, A.C., and Camposano, R., "The High-Level Synthesis of Digital Systems," Proceedings of the IEEE, Vol. 78, No. 2 (February 1990), pp. 301-317.
11
 
12
 
13
 
14
Ramachandran, C. and Kurdahi, F.J., "TELE: A Timing Evaluator Using Layout Estimation for High Level Applications," Proceedings of the European Design Automation Conference, 1992.
 
15
Terman, C.J. "Simulation Tools for Digital LSI Design" (Ph.D. thesis MIT Laboratory of Technology for Computer Science, 1983).
 
16
Weiss, Sholom M. and Kulikowski, Casimir A., Computer Systems That Learn, (San Mateo: Morgan Kaufmann, 1991).


Collaborative Colleagues:
Donald S. Gelosh: colleagues
Dorothy E. Setliff: colleagues