A survey of optimization techniques targeting low power VLSI circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A survey of optimization techniques targeting low power VLSI circuits

Full text

Pdf (92 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 242 - 247

Year of Publication: 1995

ISBN:0-89791-725-1

Authors

Srinivas Devadas	Massachusetts Institute of Technology, Department of EECS
Sharad Malik	Princeton University, Department of EE

Sponsors

EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 21, Downloads (12 Months): 154, Citation Count: 29

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217536 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994 [doi>10.1109/92.335011]
	2	Pranav Ashar , Srinivas Devadas , A. Richard Newton, Sequential Logic Synthesis, Kluwer Academic Publishers, Norwell, MA, 1992
	3	R. Iris Bahar , Gary D. Hachtel , Enrico Macii , Fabio Somenzi, A symbolic method to reduce power consumption of circuits containing false paths, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.368-371, November 06-10, 1994, San Jose, California, United States
	4	Luca Benini , Giovanni De Micheli, Transformation and synthesis of FSMs for low-power gated-clock implementation, Proceedings of the 1995 international symposium on Low power design, p.21-26, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224086]
	5	R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wan g. MIS: A Multiple-Level Logic Optimization System. IEEE Transactions on Computer-Aided Design of Integrated Circuits, CAD-6(6):1062-1081, November 1987.
	6	J. Bunda, W. Athas, and D. Fussell. Evaluating power implications of CMOS microprocessor design decisions. InProceedings of the International Workshop on Low Power Design, pages 147- 152, Napa, CA, Apr. 1994.
	7	A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen. Optimizing power using transformations. IEEE Transactions on Computer-aided Design, 14(1), January 1995.
	8	A. Chandrakasan, T. Sheng, and R. W. Brodersen. Low Power CMOS Digital Design. Journal of Solid State Circuits, 27(4):473-484, April 1992.
	9	Anantha E Chandrakasan. Low-Power Digital CMOS Design. PhD thesis, University of California at Berkeley, UCB/ERL Memorandum No. M94/65, August 1994.
	10	A. Chatterjee and R. Roy. Synthesis of low power linear DSP circuits using activity metrics. In International Conference on VLSI Design, India, Jan. 1994.
	11	William A. Chren, Jr., Low delay-power product CMOS design using one-hot residue coding, Proceedings of the 1995 international symposium on Low power design, p.145-150, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224107]
	12	T. Conte, K. Menezes, and S. Sathaye. The impact of power and area efficieny on superscalar processor design. University of South Carolina, Computer Architecture Research Laboratory.
	13	Srinivas Devadas , Abhijit Ghosh , Kurt Keutzer, Logic synthesis, McGraw-Hill, Inc., New York, NY, 1994
	14	F. Catthoor et al. Global communication and memory optimizing transformations for low power signal processing systems. In IEEE workshop on VLSI signal processing, La Jolla, CA, Oct. 1994.
	15	S. Powell et al. Estimating power dissipation of VLSI signal processing chips: The PFA technique. VLSI Signal Processing IV, pages 250-259, 1990.
	16	A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
	17	Laurence Goodby , Alex Orailoglu , Paul M. Chau, Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.323-326, October 10-12, 1994
	18	Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, United States
	19	Sasan Iman , Massoud Pedram, Multi-level network optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.372-377, November 06-10, 1994, San Jose, California, United States
	20	K. Keutzer, DAGON: technology binding and local optimization by DAG matching, Proceedings of the 24th ACM/IEEE conference on Design automation, p.341-347, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37940]
	21	E Landman and J. Rabaey. Power estimation for high level synthesis. In Proceedings of the Eu~vpean Design Automation Conference, pages 361-366, Paris, Feb. 1993.
	22	P. Landman and J. Rabaey. Black-box capacitance models for architectural power analysis. In Proceedings of the International Workshop on Low Power Design, pages 165-170, Napa, CA, April 1994.
	23	T.C. Lee, V. Tiwari, S. Malik, and M. Fujita. Power analysis and low-power scheduling techniques for embedded DSP software. Technical Report FLA-CAD-95-01, Fujitsu Labs of America, March 1995.
	24	C. E. Leiserson, F. M. Rose, and J. B. Saxe. Optimizing Synchronous Circuitry by Retiming. In Proceedings of 3~d CalTech Conference on VLSI, pages 23-36, March 1983.
	25	C. Lemonds and S. S. Mahant Shetti. A Low Power 16 by 16 Multiplier Using Transition Reduction Circuitry. In Proceedings of the Int'l Workshop on Low Power Design, pages 139-142, April 1994.
	26	B. Lin. Technology Mapping for Low Power Dissipation. In Proceedings of the Int'l Conference on Computer Design: VLSI in Computers and Processors, October 1993.
	27	R. Mehra and J. Rabaey. Behavioral level power estimation and exploration. In Proceedings of the International Workshop on Low Power Design, pages 197-204, Napa, CA, April 1994.
	28	José Monteiro , Srinivas Devadas, Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs, Proceedings of the 1995 international symposium on Low power design, p.33-38, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224088]
	29	José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, United States
	30	J. Monteiro , J. Rinderknecht , S. Devadas , A. Ghosh, Optimization of combinational and sequential logic circuits for low power using precomputation, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.430, March 27-29, 1995
	31	Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994 [doi>10.1109/92.335013]
	32	S.C. Prasad and K. Roy. Circuit Optimization for Minimization of Power Consumption Under Delay Constraint. In Proceedings of the Int'l Workshop on Low Power Design, pages 15-20, April 1994.
	33	Anand Raghunathan , Niraj K. Jha, Behavioral Synthesis for low Power, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.318-322, October 10-12, 1994
	34	A. Raghunathan and N. Jha. ILP formulation for low power based on minimizing switched capacitance during data path allocation. In Proceedings of the International Symposium on Circuits & Systems, 1995.
	35	Kaushik Roy , Sharat Prasad, SYCLOP: Synthesis of CMOS Logic for Low Power Applications, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.464-467, October 11-14, 1992
	36	T. Sato, M. Nagamatsu, and H. Tago. Power and performance simulator: ESP and its application for 100MIPS/W class RISC design. In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pages 46-47, San Diego, CA, Oct. 1994.
	37	H. Savoj, R. Brayton, and H. Touati. Extracting Local Don't- Cares for Network Optimization. In Proceedings of the International Conference on Computer-Aided Design, pages 514-517, November 1991.
	38	Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, United States
	39	M. Stan and W. Burleson. Limited-weight codes for low-power I/O. In Proceedings of the Int' l Workshop on Low Power Design, pages 209-214, April 1994.
	40	Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
	41	C. Svensson and D. Liu. A power estimation tool and prospects for power savings in CMOS VLSI chips. In Proceedings of the International Workshop on Low Power Design, pages 171-176, Napa, CA, Apr. 1994.
	42	C.H. Tan and J. Allen. Minimization of Power in VLSI Circuits Using Transistor Sizing, Input Ordering, and Statistical Power Estimation. In Proceedings of the Int'l Workshop on Low Power Design, pages 75-80, April 1994.
	43	Vivek Tiwari , Pranav Ashar , Sharad Malik, Technology mapping for lower power, Proceedings of the 30th international conference on Design automation, p.74-79, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164581]
	44	Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224120]
	45	V. Tiwari, S. Malik, and A. Wolfe. "Compilation techniques for low energy: an overview". In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pages 38-39, San Diego, A, Oct. 1994.
	46	Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
	47	Chi-Ying Tsui , Massoud Pedram , Chih-Ang Chen , Alvin M. Despain, Low power state assignment targeting two-and multi-level logic implementations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.82-87, November 06-10, 1994, San Jose, California, United States
	48	Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international conference on Design automation, p.68-73, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164577]
	49	R w. Ong and R. H. Yan. Power-conscious software design - a ramework for modeling software on hardware. In Proceedings of 1994 IEEE Symposium on Low Power Electronics, pages 36- 37, San Diego, CA, Oct. 1994.

CITED BY 29

	Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States
	Per Lindgren , Mikael Kerttu , Mitch Thornton , Rolf Drechsler, Low power optimization technique for BDD mapped circuits, Proceedings of the 2001 conference on Asia South Pacific design automation, p.615-621, January 2001, Yokohama, Japan
	Xiangfeng Chen , Peicheng Pen , C. L. Liu, Desensitization for power reduction in sequential circuits, Proceedings of the 33rd annual conference on Design automation, p.795-800, June 03-07, 1996, Las Vegas, Nevada, United States
	Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.226-241, April 2000
	S. Gavrilov , A. Glebov , S. Pullela , S. C. Moore , A. Dharchoudhury , R. Panda , G. Vijayan , D. T. Blaauw, Library-less synthesis for static CMOS combinational logic circuits, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.658-662, November 09-13, 1997, San Jose, California, United States
	R. Llopis , M. Sachdev, Low power, testable dual edge triggered flip-flops, Proceedings of the 1996 international symposium on Low power electronics and design, p.341-345, August 12-14, 1996, Monterey, California, United States
	M. Koegst , K. Feske , G. Franke, State assignment for FSM low power design, Proceedings of the conference on European design automation, p.28-33, September 1996, Geneva, Switzerland
	Marcus T. Schmitz , Bashir M. Al-Hashimi, Considering power variations of DVS processing elements for energy minimisation in distributed systems, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.28-32, November 09-13, 1997, San Jose, California, United States
	Steven M. Nowick , Michael Theobald, Synthesis of low-power asynchronous circuits in a specified environment, Proceedings of the 1997 international symposium on Low power electronics and design, p.92-95, August 18-20, 1997, Monterey, California, United States
	P. Girard , C. Landrault , S. Pravossoudovitch , D. Severac, A gate resizing technique for high reduction in power consumption, Proceedings of the 1997 international symposium on Low power electronics and design, p.281-286, August 18-20, 1997, Monterey, California, United States
	Dinesh Ramanathan , Rajesh Gupta, System level online power management algorithms, Proceedings of the conference on Design, automation and test in Europe, p.606-611, March 27-30, 2000, Paris, France
	Yann-Rue Lin , Cheng-Tsung Hwang , Allen C.-H. Wu, Scheduling techniques for variable voltage low power designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.2, p.81-97, April 1997
	Jerry Hom , Ulrich Kremer, Energy management of virtual memory on diskless devices, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Marcus T. Schmitz , Bashir M. Al-Hashimi , Petru Eles, Iterative schedule optimization for voltage scalable distributed embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.182-217, February 2004
	Bita Gorjiara , Nader Bagherzadeh , Pai Chou, An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Dinesh Ramanathan , Sandy Irani , Rajesh Gupta, Latency effects of system level power management algorithms, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Bita Gorji-Ara , Pai Chou , Nader Bagherzadeh , Mehrdad Reshadi , David Jensen, Fast and efficient voltage scheduling by evolutionary slack distribution, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.659-662, January 27-30, 2004, Yokohama, Japan
	Radu Muresan , Catherine Gebotys, Instantaneous current modeling in a complex VLIW processor core, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.415-451, May 2005
	Jens-Peter Kaps , Kaan Yuksel , Berk Sunar, Energy Scalable Universal Hashing, IEEE Transactions on Computers, v.54 n.12, p.1484-1495, December 2005
	Yi-Ping You , Chun-Yen Tseng , Yu-Hui Huang , Po-Chiun Huang , TingTing Hwang , Sheng-Yu Hsu, Low-power techniques for network security processors, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Ahmed M. Shams , Tarek K. Darwish , Magdy A. Bayoumi, Performance analysis of low-power 1-Bit CMOS full adder cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.20-29, 2/1/2002
	Yung-Chia Lin , Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee , Wei-Kuan Shih , Ting-Ting Hwang, Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains, The Journal of Supercomputing, v.42 n.2, p.201-223, November 2007
	Subash Chandar , Mahesh Mehendale , R. Govindarajan, Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding, Journal of VLSI Signal Processing Systems, v.44 n.3, p.245-267, September 2006
	Vinod Viswanath , Jacob A. Abraham , Warren A. Hunt, Jr, Automatic insertion of low power annotations in RTL for pipelined microprocessors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	M. Holzer , B. Knerr , P. Belanović , M. Rupp, Efficient design methods for embedded communication systems, EURASIP Journal on Embedded Systems, v.2006 n.1, p.21-21, January 2006
	Enoch Hwang , Frank Vahid , Yu-Chin Hsu, FSMD functional partitioning for low power, Proceedings of the conference on Design, automation and test in Europe, p.7-es, January 1999, Munich, Germany
	Stefan Gerstendörfer , Hans-Joachim Wunderlich, Minimized Power Consumption for Scan-Based BIST, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.203-212, June 2000
	M. Favalli , L. Benini , G. de Micheli, Design for Testability of Gated-Clock FSMs, Proceedings of the 1996 European conference on Design and Test, p.589, March 11-14, 1996