ACM Home Page
Please provide us with feedback. Feedback
Computing the maximum power cycles of a sequential circuit
Full text PdfPdf (265 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 32nd annual ACM/IEEE Design Automation Conference table of contents
San Francisco, California, United States
Pages: 23 - 28  
Year of Publication: 1995
ISBN:0-89791-725-1
Authors
Srilatha Manne  University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
Abelardo Pardo  University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
R. Iris Bahar  University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
Gary D. Hachtel  University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
Fabio Somenzi  University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
Enrico Macii  Politecnico di Torino, Dip. di Automatica e Informatica, Torino, ITALY
Massimo Poncino  Politecnico di Torino, Dip. di Automatica e Informatica, Torino, ITALY
Sponsors
EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 13,   Citation Count: 10
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/217474.217501
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
S. Devadas, K. Keutzer, and J. White, "Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation," IEEE Transactions on Computer-Aided Design, vol. 11, pp. 373-383, Mar. 1992.
 
2
 
3
 
4
R. M. Karp, "A characterization of the minimum cycle mean of a digraph," Discrete Mathematics, vol. 23, pp. 309-311, 1978.
 
5
 
6
R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi, "Timing analysis of combinational circuits using ADD's," in Proceedings of the European Conference on Design Automation, (Paris, France), pp. 625-629, Feb. 1994.
 
7
 
8
H. Cho, G. D. Hachtel, E. Macii, M. Poncino, and F. Somenzi, "A state space decomposition algorithm for approximate FSM traversal," in Proceedings of the European Conference on Design Automation, (Paris, France), pp. 137-141, Feb. 1994.
 
9

CITED BY  10

Collaborative Colleagues:
Srilatha Manne: colleagues
Abelardo Pardo: colleagues
R. Iris Bahar: colleagues
Gary D. Hachtel: colleagues
Fabio Somenzi: colleagues
Enrico Macii: colleagues
Massimo Poncino: colleagues