Hitting the memory wall

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Hitting the memory wall: implications of the obvious

Full text

Pdf (219 KB)

Source

ACM SIGARCH Computer Architecture News archive
Volume 23 , Issue 1 (March 1995) table of contents

Pages: 20 - 24

Year of Publication: 1995

ISSN:0163-5964

Authors

Wm. A. Wulf	Department of Computer Science, University of Virginia
Sally A. McKee	Department of Computer Science, University of Virginia

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 18, Downloads (12 Months): 140, Citation Count: 93

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/216585.216588 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	[Bas91] F. Baskett, Keynote address. International Symposium on Shared Memory Multiprocessing, April 1991.
	2	John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
	3	[McK94] S.A. McKee, et. al., "Experimental Implementation of Dynamic Access Ordering", Proc. 27th Hawaii International Conference on System Sciences, Maui, HI, January 1994.
	4	Sally A. McKee , Charles Hitchcock , Steven A. Moyer , Wm. A. Wulf, Increasing memory bandwidth for vector computations, Proceedings of the international conference on Programming languages and system architectures, p.87-104, April 1994, Zurich, Switzerland

CITED BY 93

	Ningxiong Xu , Linda Nozick , Orr Bernstein , Dean Jones, Stochastic rollout and justification to solve the resource-constrained project scheduling problem, Proceedings of the 39th conference on Winter simulation: 40 years! The best is yet to come, December 09-12, 2007, Washington D.C.
	Harvey J. Wassermann , Olaf M. Lubeck , Yong Luo , Federico Bassetti, Performance evaluation of the SGI Origin2000: a memory-centric characterization of LANL ASCI applications, Proceedings of the 1997 ACM/IEEE conference on Supercomputing (CDROM), p.1-11, November 15-21, 1997, San Jose, CA
	Mark Oskin , Frederic T. Chong , Timothy Sherwood, Active pages: a computation model for intelligent memory, ACM SIGARCH Computer Architecture News, v.26 n.3, p.192-203, June 1998
	Yong Luo , Olaf M. Lubeck , Harvey Wasserman , Federico Bassetti , Kirk W. Cameron, Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model, Proceedings of the 1st international workshop on Software and performance, p.152-163, October 12-16, 1998, Santa Fe, New Mexico, United States
	Jarrod A. Lewis , Bryan Black , Mikko H. Lipasti, Avoiding initialization misses to the heap, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	Richard J. Eickemeyer , Ross E. Johnson , Steven R. Kunkel , Mark S. Squillante , Shiafun Liu, Evaluation of multithreaded uniprocessors for commercial application environments, ACM SIGARCH Computer Architecture News, v.24 n.2, p.203-212, May 1996
	Martin Schulz , Jie Tao , Jürgen Jeitner , Wolfgang Karl, A proposal for a new hardware cache monitoring architecture, ACM SIGPLAN Notices, v.38 n.2 supplement, p.76-85, February 2003
	Ashley Saulsbury , Su-Jaen Huang , Fredrik Dahlgren, Efficient management of memory hierarchies in embedded DRAM systems, Proceedings of the 13th international conference on Supercomputing, p.464-473, June 20-25, 1999, Rhodes, Greece
	Anurag Acharya , Mustafa Uysal , Joel Saltz, Active disks: programming model, algorithms and evaluation, ACM SIGPLAN Notices, v.33 n.11, p.81-91, Nov. 1998
	Abdel-Hameed A. Badawy , Aneesh Aggarwal , Donald Yeung , Chau-Wen Tseng, Evaluating the impact of memory system performance on software prefetching and locality optimizations, Proceedings of the 15th international conference on Supercomputing, p.486-500, June 2001, Sorrento, Italy
	James Philbin , Jan Edler , Otto J. Anshus , Craig C. Douglas , Kai Li, Thread scheduling for cache locality, ACM SIGOPS Operating Systems Review, v.30 n.5, p.60-71, Dec. 1996
	Gene Cooperman , Victor Grinberg, Scalable parallel coset enumeration: bulk definition and the memory wall, Journal of Symbolic Computation, v.33 n.5, p.563-585, May 2002
	Gene Cooperman , Xiaoqin Ma, Overcoming the memory wall in symbolic algebra: a faster permutation multiplication, ACM SIGSAM Bulletin, v.36 n.4, December 2002
	Richard Fromm , Stylianos Perissakis , Neal Cardwell , Christoforos Kozyrakis , Bruce McGaughy , David Patterson , Tom Anderson , Katherine Yelick, The energy efficiency of IRAM architectures, ACM SIGARCH Computer Architecture News, v.25 n.2, p.327-337, May 1997
	Keith D. Cooper , Timothy J. Harvey, Compiler-controlled memory, ACM SIGOPS Operating Systems Review, v.32 n.5, p.2-11, Dec. 1998
	David Patterson , Thomas Anderson , Neal Cardwell , Richard Fromm , Kimberly Keeton , Christoforos Kozyrakis , Randi Thomas , Katherine Yelick, A Case for Intelligent RAM, IEEE Micro, v.17 n.2, p.34-44, March 1997
	Michael J. Flynn , Patrick Hung , Kevin W. Rudd, Deep-Submicron Microprocessor Design Issues, IEEE Micro, v.19 n.4, p.11-22, July 1999
	Karl Pettis , Robert C. Hansen , Jack W. Davidson, Profile guided code positioning, ACM SIGPLAN Notices, v.39 n.4, April 2004
	Bruce Jacob, A Case for Studying DRAM Issues at the System Level, IEEE Micro, v.23 n.4, p.44-56, July 2003
	Nihar R. Mahapatra , Balakrishna Venkatrao, The processor-memory bottleneck: problems and solutions, Crossroads, v.5 n.3es, Spring 1999
	Kenneth M. Wilson , Kunle Olukotun, Designing high bandwidth on-chip caches, ACM SIGARCH Computer Architecture News, v.25 n.2, p.121-132, May 1997
	Sally A. McKee, Reflections on the memory wall, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Ashley Saulsbury , Fong Pong , Andreas Nowatzyk, Missing the memory wall: the case for processor/memory integration, ACM SIGARCH Computer Architecture News, v.24 n.2, p.90-101, May 1996
	Marco Galluzzi , Valentín Puente , Adrián Cristal , Ramón Beivide , José-Ángel Gregorio , Mateo Valero, A first glance at Kilo-instruction based multiprocessors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Masamichi Takagi , Kei Hiraki, Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Keith Underwood, FPGAs vs. CPUs: trends in peak floating-point performance, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
	Peter Marwedel , Lars Wehmeyer , Manish Verma , Stefan Steinke , Urs Helmig, Fast, predictable and low energy memory references through architecture-aware compilation, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.4-11, January 27-30, 2004, Yokohama, Japan
	Sally A. McKee , William A. Wulf , James H. Aylor , Maximo H. Salinas , Robert H. Klenke , Sung I. Hong , Dee A. B. Weikle, Dynamic Access Ordering for Streamed Computations, IEEE Transactions on Computers, v.49 n.11, p.1255-1271, November 2000
	Manuel Prieto , Ignacio M. Llorente , Francisco Tirado, Data Locality Exploitation in the Decomposition of Regular Domain Problems, IEEE Transactions on Parallel and Distributed Systems, v.11 n.11, p.1141-1150, November 2000
	M. Tyler Maxwell , Kirk W. Cameron, Optimizing application performance: a case study using LMbench, Crossroads, v.8 n.5, p.3-3, Late summer 2002
	Greg Regnier , Srihari Makineni , Ramesh Illikkal , Ravi Iyer , Dave Minturn , Ram Huggahalli , Don Newell , Linda Cline , Annie Foong, TCP Onloading for Data Center Servers, Computer, v.37 n.11, p.48-58, November 2004
	Marco Galluzzi , Ramón Beivide , Valentin Puente , José-Ángel Gregorio , Adrian Cristal , Mateo Valero, Evaluating kilo-instruction multiprocessors, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.72-79, June 20-20, 2004, Munich, Germany
	Aravind Kalaiah , Amitabh Varshney, Statistical geometry representation for efficient transmission and rendering, ACM Transactions on Graphics (TOG), v.24 n.2, p.348-373, April 2005
	Adrian Cristal , Oliverio J. Santana , Francisco Cazorla , Marco Galluzzi , Tanausu Ramirez , Miquel Pericas , Mateo Valero, Kilo-Instruction Processors: Overcoming the Memory Wall, IEEE Micro, v.25 n.3, p.48-57, May 2005
	Daniel Ortega , Mateo Valero , Eduard Ayguadé, Dynamic memory instruction bypassing, International Journal of Parallel Programming, v.32 n.3, p.199-224, June 2004
	Daehyun Kim , Mainak Chaudhuri , Mark Heinrich , Evan Speight, Architectural Support for Uniprocessor and Multiprocessor Active Memory Systems, IEEE Transactions on Computers, v.53 n.3, p.288-307, March 2004
	Ranjit Noronha , Nael B. Abu-Ghazaleh, Early cancellation: an active NIC optimization for time-warp, Proceedings of the sixteenth workshop on Parallel and distributed simulation, May 12-15, 2002, Washington, D.C.
	David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005
	James M. Baker, Jr. , Brian Gold , Mark Bucciero , Sidney Bennett , Rajneesh Mahajan , Priyadarshini Ramachandran , Jignesh Shah, SCMP: a single-chip message-passing parallel computer, The Journal of Supercomputing, v.30 n.2, p.133-149, November 2004
	Uzi Vishkin, Two techniques for reconciling algorithm parallelism with memory constraints, Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures, August 10-13, 2002, Winnipeg, Manitoba, Canada
	Jayaram Mudigonda , Harrick M. Vin , Raj Yavatkar, Overcoming the memory wall in packet processing: hammers or ladders?, Proceedings of the 2005 symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA
	H. M. Mathis , A. E. Mericas , J. D. McCalpin , R. J. Eickemeyer , S. R. Kunkel, Characterization of simultaneous multithreading (SMT) efficiency in POWER5, IBM Journal of Research and Development, v.49 n.4/5, p.555-564, July 2005
	J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
	Michael Gschwind, Chip multiprocessing and the cell broadband engine, Proceedings of the 3rd conference on Computing frontiers, p.1-8, May 03-05, 2006, Ischia, Italy
	Abelardo López-Lagunas , Sek M. Chai, Memory bandwidth optimization through stream descriptors, ACM SIGARCH Computer Architecture News, v.34 n.1, March 2006
	D. F. Bacon , X. Shen, Braids and fibers: language constructs with architectural support for adaptive responses to memory latencies, IBM Journal of Research and Development, v.50 n.2/3, p.209-221, March 2006
	Xian-He Sun , Surendra Byna , Yong Chen, Server-based data push architecture for multi-processor environments, Journal of Computer Science and Technology, v.22 n.5, p.641-652, September 2007
	Evangelia Athanasaki , Nectarios Koziris, Fast indexing for blocked array layouts to reduce cache misses, International Journal of High Performance Computing and Networking, v.3 n.5/6, p.417-433, March 2005
	Yungang Bao , Mingyu Chen , Yuan Ruan , Li Liu , Jianping Fan , Qingbo Yuan , Bo Song , Jianwei Xu, HMTT: a platform independent full-system memory trace monitoring system, ACM SIGMETRICS Performance Evaluation Review, v.36 n.1, June 2008
	Thomas Moscibroda , Onur Mutlu, Memory performance attacks: denial of memory service in multi-core systems, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-18, August 06-10, 2007, Boston, MA
	Ehsan Atoofian , Amirali Baniasadi, Exploiting program cyclic behavior to reduce memory latency in embedded processors, Proceedings of the 2008 ACM symposium on Applied computing, March 16-20, 2008, Fortaleza, Ceara, Brazil
	Akihiro Chiyonobu , Toshinori Sato, Energy-efficient instruction scheduling utilizing cache miss information, ACM SIGARCH Computer Architecture News, v.34 n.1, March 2006
	Jun Shao , Brian T. Davis, The bit-reversal SDRAM address mapping, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.62-71, September 29-October 01, 2005, Dallas, Texas
	Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, Kilo-instruction processors, runahead and prefetching, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
	Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Joshua J. Yi , Hans Vandierendonck , Lieven Eeckhout , David J. Lilja, The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Philip Machanick, SMP-SoC is the answer if you ask the right questions, Proceedings of the 2006 annual research conference of the South African institute of computer scientists and information technologists on IT research in developing couuntries, p.12-21, October 09-11, 2006, Somerset West, South Africa
	Guangming Tan , Shengzhong Feng , Ninghui Sun, Biology---Locality and parallelism optimization for dynamic programming algorithm in bioinformatics, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida
	Hai Huang , Padmanabhan Pillai , Kang G. Shin, Design and implementation of power-aware virtual memory, Proceedings of the USENIX Annual Technical Conference 2003 on USENIX Annual Technical Conference, p.5-5, June 09-14, 2003, San Antonio, Texas
	Mustafa M Tikir , Laura Carrington , Erich Strohmaier , Allan Snavely, A genetic algorithms approach to modeling the performance of memory-bound computations, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada
	Guangming Tan , Shengzhong Feng , Ninghui Sun, Cache oblivious algorithms for nonserial polyadic programming, The Journal of Supercomputing, v.39 n.2, p.227-249, February 2007
	Qin Wang , Junpu Chen , Weihua Zhang , Min Yang , Binyu Zang, Optimizing software cache performance of packet processing applications, ACM SIGPLAN Notices, v.42 n.7, July 2007
	Robert Pyka , Christoph Faßbach , Manish Verma , Heiko Falk , Peter Marwedel, Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France
	Nachiketh R. Potlapally , Srivaths Ravi , Anand Raghunathan , Ruby B. Lee , Niraj K. Jha, Configuration and extension of embedded processors to optimize IPSec protocol execution, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.605-609, May 2007
	Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, ACM SIGARCH Computer Architecture News, v.32 n.2, p.76, March 2004
	Onur Mutlu , Hyesoon Kim , Yale N. Patt, Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.233-244, November 12-16, 2005, Barcelona, Spain
	Michael Gschwind, The cell broadband engine: exploiting multiple levels of parallelism in a chip multiprocessor, International Journal of Parallel Programming, v.35 n.3, p.233-262, June 2007
	Akihiro Yamamoto , Yusuke Tanaka , Hideki Ando , Toshio Shimada, Data prefetching and address pre-calculation through instruction pre-execution with two-step physical register deallocation, Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture, p.33-40, September 16-16, 2007, Brasov, Romania
	Lars Wehmeyer , Peter Marwedel, Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software, Proceedings of the conference on Design, Automation and Test in Europe, p.600-605, March 07-11, 2005
	Zvika Guz , Idit Keidar , Avinoam Kolodny , Uri C. Weiser, Utilizing shared data in chip multiprocessors with the Nahalal architecture, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany
	Ross McIlroy , Peter Dickman , Joe Sventek, Efficient dynamic heap allocation of scratch-pad memory, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA
	John Giacomoni , John K. Bennett , Antonio Carzaniga , Douglas C. Sicker , Manish Vachharajani , Alexander L. Wolf, Frame shared memory: line-rate networking on commodity hardware, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA
	Chengmo Yang , Alex Orailoglu, Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
	Nikolaos Bellas , Sek M. Chai , Malcolm Dwyer , Dan Linzmeier, Mapping streaming architectures on reconfigurable platforms, ACM SIGARCH Computer Architecture News, v.35 n.3, June 2007
	Ningxiong Xu , Sally A. McKee , Linda K. Nozick , Ruke Ufomata, Augmenting priority rule heuristics with justification and rollout to solve the resource-constrained project scheduling problem, Computers and Operations Research, v.35 n.10, p.3284-3297, October, 2008
	Major Bhadauria , Sally A. McKee, Optimizing thread throughput for multithreaded workloads on memory constrained CMPs, Proceedings of the 2008 conference on Computing frontiers, May 05-07, 2008, Ischia, Italy
	Alberto Ros , Ricardo Fernández-Pascual , Manuel E. Acacio , José M. García, Two proposals for the inclusion of directory information in the last-level private caches of glueless shared-memory multiprocessors, Journal of Parallel and Distributed Computing, v.68 n.11, p.1413-1424, November, 2008
	Adrian Cristal , Josep Llosa , Mateo Valero , Daniel Ortega, Future ILP processors, International Journal of High Performance Computing and Networking, v.2 n.1, p.1-10, March 2004
	Chuanjun Zhang, Reducing cache misses through programmable decoders, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-31, January 2008
	Patrick Anthony La Fratta , James M. Baker, Jr., Exploring power reduction options for a single-chip multiprocessor through system-level modeling, Journal of Embedded Computing, v.2 n.2, p.235-247, April 2006
	Willem de Bruijn , Herbert Bos, PipesFS: fast Linux I/O in the unix tradition, ACM SIGOPS Operating Systems Review, v.42 n.5, p.55-63, July 2008
	Xuejun Yang , Ying Zhang , Jingling Xue , Ian Rogers , Gen Li , Guibin Wang, Exploiting loop-dependent stream reuse for stream processors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada
	Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.453-464, June 2008
	Sung-eui Yoon , Peter Lindstrom, Random-Accessible Compressed Triangle Meshes, IEEE Transactions on Visualization and Computer Graphics, v.13 n.6, p.1536-1543, November 2007
	Noel Eisley , Li-Shiuan Peh , Li Shang, Leveraging on-chip networks for data cache migration in chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada
	Marios Kleanthous , Yiannakis Sazeides, CATCH: a mechanism for dynamically detecting Cache-Content-Duplication and its application to instruction caches, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
	Mehmet Belgin , Godmar Back , Calvin J. Ribbens, Pattern-based sparse matrix representation for memory-efficient SMVM kernels, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
	Rajeev K. Dokania , Alyssa B. Apsel, Analysis of challenges for on-chip optical interconnects, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
	Alin Jula , Lawrence Rauchwerger, Two memory allocators that use hints to improve locality, Proceedings of the 2009 international symposium on Memory management, June 19-20, 2009, Dublin, Ireland
	Qi Wu , Jian-Qiang Lu , Ken Rose , Tong Zhang, Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
	Gianfranco Bilardi , Kattamuri Ekanadham , Pratap Pattnaik, On approximating the ideal random access machine by physical machines, Journal of the ACM (JACM), v.56 n.5, p.1-57, August 2009
	Wilfried Kirschenmann , Laurent Plagne , Stephane Vialle, Multi-target C++ implementation of parallel skeletons, Proceedings of the 8th workshop on Parallel/High-Performance Object-Oriented Scientific Computing, p.1-10, July 07-07, 2009, Genova, Italy