Universal congestion control for meshes

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Universal congestion control for meshes

Full text

Pdf (1.01 MB)

Source

ACM Symposium on Parallel Algorithms and Architectures archive
Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures table of contents

Santa Barbara, California, United States

Pages: 165 - 174

Year of Publication: 1995

ISBN:0-89791-717-0

Authors

Jerry Stamatopoulos	Department of EECS (m/c 154), University of Illinois, 851 South Morgan, Room 1120, Chicago, Illinois
Jon A. Solworth	Department of EECS (m/c 154), University of Illinois, 851 South Morgan, Room 1120, Chicago, Illinois

Sponsors

European Theoretical :
IEEE : Institute of Electrical and Electronics Engineers
SIGACT: ACM Special Interest Group on Algorithms and Computation Theory
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 18, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/215399.215438 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	ACC+90	Robert Alverson , David Callahan , Daniel Cummings , Brian Koblenz , Allan Porterfield , Burton Smith, The Tera computer system, Proceedings of the 4th international conference on Supercomputing, p.1-6, June 11-15, 1990, Amsterdam, The Netherlands
	Ahu90	M. Ahuja, Flush primitives for asynchronous distributed systems, Information Processing Letters, v.34 n.1, p.5-12, February 1990 [doi>10.1016/0020-0190(90)90222-J]
	BC93	Rajendra V. Boppana , Suresh Chalasani, A comparison of adaptive wormhole routing algorithms, Proceedings of the 20th annual international symposium on Computer architecture, p.351-360, May 16-19, 1993, San Diego, California, United States
	BGSS89	Yitzhak Birk, Philiip B. Gibbons, Jorge L. C. Sanz, and Danny Soroker. A simple mechanism for efficient barrier synchronization in MIMD machines. Technical Report RJ7078 (67141), IBM Research Report, October 1989.
	BGSS90	Yitzhak Birk, Phillip B. Gibbons, Jorge L. C. Sanz, and Danny Soroker. A simple mechanism for efficient barrier synchronization in MIMD machines. In Proceedings of the 1990 International Conference on Parallel Processing, 1990.
	BK94	Eric A. Brewer , Bradley C. Kuszmaul, How to Get Good Performance from the CM-5 Data Network, Proceedings of the 8th International Symposium on Parallel Processing, p.858-867, April 01, 1994
	BP93	Gianfranco Bilardi , Franco P. Preparata, Horizons of Parallel Computation, Brown University, Providence, RI, 1993
	CKP+93	David Culler , Richard Karp , David Patterson , Abhijit Sahay , Klaus Erik Schauser , Eunice Santos , Ramesh Subramonian , Thorsten von Eicken, LogP: towards a realistic model of parallel computation, Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.1-12, May 19-22, 1993, San Diego, California, United States
	Cor91	Intel Corporation. A touchstone delta system description. Technical report, Intel, 1991.
	DA93	W. J. Dally , H. Aoki, Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels, IEEE Transactions on Parallel and Distributed Systems, v.4 n.4, p.466-475, April 1993 [doi>10.1109/71.219761]
	DS87	W. J. Dally , C. L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987 [doi>10.1109/TC.1987.1676939]
	GN92	Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Proceedings of the 19th annual international symposium on Computer architecture, p.278-287, May 19-21, 1992, Queensland, Australia
	Hil85	W D Hillis, The connection machine, MIT Press, Cambridge, MA, 1985
	HKO+94	Susan Hinrichs , Corey Kosak , David R. O'Hallaron , Thomas M. Stricker , Riichiro Take, An architecture for optimal all-to-all personalized communication, Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures, p.310-319, June 27-29, 1994, Cape May, New Jersey, United States [doi>10.1145/181014.181427]
	HP90	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	Jor78	Harry F. Jordan. A special purpose architecture for finite element analysis. In Proceedings of the 1978 Internatzonal Conference on Parallel Processing, 1978.
	KK79	P. Kermani and Leonard Kleinrock. Virtual cut-through: A new computer communication switching technique. Computer Networks, 3, 1979.
	KLC94	J. H. Kim , Z. Liu , A. A. Chien, Compressionless routing: a framework for adaptive and fault-tolerant routing, Proceedings of the 21ST annual international symposium on Computer architecture, p.289-300, April 18-21, 1994, Chicago, Illinois, United States
	KP86	Manoj Kumar and Gregory F. Pfister. The onset of hot spot contention. In International Conference on Parallel Processzng, pages 28-34, August 1986
	KS91	S. Konstantinidou , L. Snyder, Chaos router: architecture and performance, Proceedings of the 18th annual international symposium on Computer architecture, p.212-221, May 27-30, 1991, Toronto, Ontario, Canada
	LAD+92	Charles E. Leiserson , Zahi S. Abuhamdeh , David C. Douglas , Carl R. Feynman , Mahesh N. Ganmukhi , Jeffrey V. Hill , Daniel Hillis , Bradley C. Kuszmaul , Margaret A. St. Pierre , David S. Wells , Monica C. Wong , Shaw-Wen Yang , Robert Zak, The network architecture of the Connection Machine CM-5 (extended abstract), Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.272-285, June 29-July 01, 1992, San Diego, California, United States [doi>10.1145/140901.141883]
	LR79	S.S. Lam and M. Reiser. Congestion control of store-and-forward networks by input buffer limits an analysis. IEEE Trans. on Communications, 27(1), January 1979.
	NWD93	Michael D. Noakes , Deborah A. Wallach , William J. Dally, The J-machine multicomputer: an architectural evaluation, Proceedings of the 20th annual international symposium on Computer architecture, p.224-235, May 16-19, 1993, San Diego, California, United States
	Oed93	Wilfried Oed. Massively parallel processor system CRAY T3D. Technical report, Cray Research, November 1993.
	PN85	Gregory Pfister and Alan Norton. 'hot-spot' contention and combining in multistage interconnection networks. IEEE Transactions on Computers, C-34(10), October 1985.
	Ran87	Abhiram G. Ranade. How to emulate shared memory. In Proceedings on FOCS, pages 185- 194, 1987.
	SAF+88	C. L. Seitz , W. C. Athas , C. M. Flaig , A. J. Martin , J. Seizovic , C. S. Steele , W-K. Su, The architecture and programming of the Ametek series 2010 multicomputer, Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues, p.33-37, January 19-20, 1988, Pasadena, California, United States [doi>10.1145/62297.62302]
	Smi81	Burton J. Smith. Architecture and applications of the HEP multiprocessor computer system. Real Time Signal Processing IV, Proceedings of SPIE, 298:241-248, 1981.
	SS89	S. L. Scott , G. S. Sohi, Using feedback to control tree saturation in multistage interconnection networks, Proceedings of the 16th annual international symposium on Computer architecture, p.167-176, April 1989, Jerusalem, Israel
	SS93	Jon A. Solworth , Jerry Stamatopoulos, Integrated Network Barriers for D-Dimensional Meshes, Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, p.179-190, January 20-22, 1993
	SS94	Jerry Stamatopoulos , Jon A. Solworth, Increasing network bandwidth on meshes, Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures, p.336-345, June 27-29, 1994, Cape May, New Jersey, United States [doi>10.1145/181014.181442]