| A new power estimation technique with application to decomposition of Boolean functions for low power |
| Full text |
Pdf
(656 KB)
|
| Source
|
European Design Automation Conference
archive
Proceedings of the conference on European design automation
table of contents
Grenoble, France
Pages: 388 - 393
Year of Publication: 1994
ISBN:0-89791-685-9
|
|
Authors
|
|
Peter H. Schneider
|
Siemens ZFE BT SE 52, Otto-Hahn-Ring 6, 81730 Munich and Institute of Electronic Design Automation, Technical University of Munich, 80290 Munich
|
|
Kurt J. Antreich
|
Institute of Electronic Design Automation, Technical University of Munich, 80290 Munich
|
|
Ulf Schlichtmann
|
Institute of Electronic Design Automation, Technical University of Munich, 80290 Munich
|
|
| Sponsor |
|
| Publisher |
IEEE Computer Society Press
Los Alamitos, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 3, Citation Count: 7
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
"The Programmable Logic Data Book," Xilinz Inc., pp. 2-169 - 2-176, 1994.
|
 |
2
|
|
| |
3
|
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
|
| |
4
|
|
| |
5
|
S. C. Prasat and K. Roy, "Circuit Activity Driven Multilevel Logic Optimization for Low Power Reliable Operation," IEEE European Destgn Automation Conference EDAC, pp. 368 - 372, 1993.
|
| |
6
|
B. Lin and H. de Man, "Low-Power Driven Technology Mapping under Timing Constraints," International Workshop on Logrc Synthesis IWLS, pp. 9a-1 - 9a-16, 1993.
|
 |
7
|
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international conference on Design automation, p.68-73, June 14-18, 1993, Dallas, Texas, United States
[doi> 10.1145/157485.164577]
|
| |
8
|
José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, United States
|
| |
9
|
M. Alidina, S. Devadas, J. Mont&o, A. Ghosh, and M. Papaefthymiou, "Precomputation-Based Sequential Logic Optimization for Low Power," International Workshop on Low Power Desagn IWLPD, pp. 57 - 62, 1994.
|
 |
10
|
Yung-Te Lai , Massoud Pedram , Sarma B. K. Vrudhula, BDD based decomposition of logic functions with application to FPGA synthesis, Proceedings of the 30th international conference on Design automation, p.642-647, June 14-18, 1993, Dallas, Texas, United States
[doi> 10.1145/157485.165078]
|
| |
11
|
|
| |
12
|
A. Papoulis, "Probability, Random Variables and Stochastic Processes," McGraw-Hill, 1991.
|
| |
13
|
U. Schlichtmann, "Boolean Matching and Disjoint Decomposition for FPGA Technology Mapping," International IFIP Workshop on Logic and Architecture Synthesis, pp. 83 - 102, 1993.
|
CITED BY 7
|
|
|
|
|
|
|
|
Radu Marculescu , Diana Marculescu , Massoud Pedram, Efficient power estimation for highly correlated input streams, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.628-634, June 12-16, 1995, San Francisco, California, United States
|
|
|
|
|
|
Diana Marculescu , Radu Marculescu , Massoud Pedram, Information theoretic measures of energy consumption at register transfer level, Proceedings of the 1995 international symposium on Low power design, p.81-86, April 23-26, 1995, Dana Point, California, United States
|
|
|
|
|
|
|
|