Random generation of test instances for logic optimizers

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Random generation of test instances for logic optimizers

Full text

Pdf (179 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 31st annual Design Automation Conference table of contents

San Diego, California, United States

Pages: 430 - 434

Year of Publication: 1994

ISBN:0-89791-653-0

Authors

Kazuo Iwama	Department of Computer Science and Communication Engineering, Kyushu University, Hakozaki, Fukuoka 812, Japan
Kensuke Hino	Department of Computer Science and Communication Engineering, Kyushu University, Hakozaki, Fukuoka 812, Japan

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 5, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/196244.196452 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R. K. BRAYTON, R. RUDELL, A. L. SANGIOVANNI- VINCENTELLI, AND A. R. WANG, "Mis: A multiplelevel logic optimization system," IEEE Trans. CAD, 6, pp. 1062-1081, 1987.
	2	K. HINO AND K. IWAMA,"On a complete set of basic operations to transform between equivalent switching circuit," Technical Report of the Institute of Electronics, Information and Communication Engineers, COMP92-67 (1992-11) (i. J~p~.~).
	3	Kazuo Iwama , Hidetoshi Abeta , Eiji Miyano, Random Generation of Satisfiable and Unsatisfiable CNF Predicates, Proceedings of the IFIP 12th World Computer Congress on Algorithms, Software, Architecture - Information Processing '92, Volume 1, p.322-328, September 07-11, 1992
	4	S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989 [doi>10.1109/12.35836]
	5	D. MITCHELL, B. SELMAN, AND H. LEVESQUE, "Hard and easy distributions of SAT problems," in Proc. 10th National Conference on Artificial Intelligence, pp. 459- 465, 1992.
	6	E. M. SENTOVICH, K. J. SINGH, et al., "SIS: A system for sequential circuit synthesis," Memorandum No. UCB/ERL M92/41, 1992.
	7	G. TINHOFER, "Generating graphs uniformly at random," in Computational graph theory, pp. 235-255, Springer, 1990.
	8	S. YANG, "Logic synthesis and optimization Benchmarks user guide version 3.0," in 1991 MCNC International Workshop on Logic Synthesis.

CITED BY 7

	D. Ghosh , N. Kapur , J. Harlow, III , F. Brglez, Synthesis of wiring signature-invariant equivalence class circuit mutants and applications to benchmarking, Proceedings of the conference on Design, automation and test in Europe, p.656-663, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Miroslav N. Velev , Randal E. Bryant, Effective use of boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors, Journal of Symbolic Computation, v.35 n.2, p.73-106, February 2003
	Miroslav N. Velev , Randal E. Bryant, Effective use of boolean satisfiability procedures in the formal verification of superscalar and VLIW, Proceedings of the 38th conference on Design automation, p.226-231, June 2001, Las Vegas, Nevada, United States
	Boris Ratchev , Mike Hutton , Gregg Baeckler , Babette van Antwerpen, Verifying the correctness of FPGA logic synthesis algorithms, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
	Chin-Chih Chang , Jason Cong , Min Xie, Optimality and scalability study of existing placement algorithms, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Kazuo Iwama , Sunao Sawada , Kensuke Hino , Hiroyuki Kurokawa, Random Benchmark Circuits with Controlled Attributes, Proceedings of the 1997 European conference on Design and Test, p.90, March 17-20, 1997
	Byungki Cha , Kazuo Iwama, Performance test of local search algorithms using new types of random CNF formulas, Proceedings of the 14th international joint conference on Artificial intelligence, p.304-310, August 20-25, 1995, Montreal, Quebec, Canada