Routing in a new 2-dimensional FPGA/FPIC routing architecture

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Routing in a new 2-dimensional FPGA/FPIC routing architecture

Full text

Pdf (256 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 31st annual Design Automation Conference table of contents

San Diego, California, United States

Pages: 171 - 176

Year of Publication: 1994

ISBN:0-89791-653-0

Authors

Yachyang Sun	Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois
C. L. Liu	Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, Illinois

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 16, Citation Count: 5

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/196244.196327 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Alfred V. Aho , John E. Hopcroft , Jeffrey Ullman , J. D. Ullman , J. E. Hopcroft, Data Structures and Algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1983
	2	Aptix Inc., FPIC AX1024D, Preliminary Data Sheet, August 1992.
	3	S. Brown, J. Rose, and Z. Vranesic, "A detailed router for field-programmable gate arrays," IEEE Transactions on Computer-Aided Design, vol. 11, no. 5, pp. 620-628, May 1992.
	4	J. Frankle, Iterative and adaptive slack allocation for performance-driven layout and FPGA routing, Proceedings of the 29th ACM/IEEE conference on Design automation, p.536-542, June 08-12, 1992, Anaheim, California, United States
	5	A. E1 Gamal, J. Greene, J. Reyneri, E. Rogoyski, K. E1- Ayat, and A. Mohsen, "An architecture for electrically configurable gate arrays," IEEE Journal of Solid-State Circuits, vol. 24, no. 2, pp. 394-398, April 1989.
	6	R. Guo, H. Nguyen, A. Srinivasan, H. Verheyen, H. Cai, S. Law, and A. Mohsen, "A 1024 pin universal interconnect array with routing architecture," IEEE Custom Integrated Circuits Conference, 1992, pp. 4.5.1-4.5.4.
	7	Akihiro Hashimoto , James Stevens, Wire routing by optimizing channel assignment within large apertures, Proceedings of the 8th workshop on Design automation, p.155-169, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805069]
	8	M. Palczewski, Plane parallel a maze router and its application to FPGAs, Proceedings of the 29th ACM/IEEE conference on Design automation, p.691-697, June 08-12, 1992, Anaheim, California, United States
	9	Yachyang Sun , Ting-Chi Wang , C. K. Wong , C. L. Liu, Routing for symmetric FPGAs and FPICs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.486-490, November 07-11, 1993, Santa Clara, California, United States
	10	Y. Sun and C. L. Liu, manuscript, February 1994.
	11	Xilinx Inc., XC~O00 Logic Cell Array Family, Technical Data, 1990.

CITED BY 5

	Yao-Wen Chang , D. F. Wong , C. K. Wong, Universal switch modules for FPGA design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.80-101, Jan. 1996
	Yu-Liang Wu , Malgorzata Marek-Sadowska, Orthogonal greedy coupling: a new optimization approach to 2-D FPGA routing, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.568-573, June 12-16, 1995, San Francisco, California, United States
	Nak Woong Eum , Taewhan Kim , Chong Min Kyung, A router for symmetrical FPGAs based on exact routing density evaluation, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Nak-Woong Eum , Taewhan Kim , Chong-Min Kyung, An accurate evaluation of routing density for symmetrical FPGAs, Proceedings of the 11th Great Lakes symposium on VLSI, p.51-55, March 2001, West Lafayette, Indiana, United States
	CeRA: A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation, IEEE Transactions on Computers, v.53 n.7, p.829-842, July 2004