Analysis of the conditional skip instructions of the HP precision architecture

ABSTRACT

The HP-PA instruction set allows any arithmetic instruction to conditionally skip the following instruction based on the result of the arithmetic calculation. We have isolated this architectural feature and measured its performance benefit on a set of SPEC benchmark programs. Results indicate that adding the ability to skip to arithmetic instructions yields only a marginal performance benefit (less than 0.3%) for floating point intensive programs. For integer programs, however, the average benefit is between 0.6 and 2.8%. Most of this benefit comes from using arithmetic nullification with the COMICLR and COMCLR instructions. Our results assume a scalar processor, and therefore provide a lower bound on the performance benefit for more aggressive implementations.

REFERENCES

• 1: Tom Asprey , Gregory S. Averill , Eric DeLano , Russ Mason , Bill Weiner , Jeff Yetter, Performance Features of the PA7100 Microprocessor, IEEE Micro, v.13 n.3, p.22-35, May 1993 [doi>10.1109/40.216746]
• 2: Pohua P. Chang , Scott A. Mahlke , William Y. Chen , Nancy J. Warter , Wen-mei W. Hwu, IMPACT: an architectural framework for multiple-instruction-issue processors, Proceedings of the 18th annual international symposium on Computer architecture, p.266-275, May 27-30, 1991, Toronto, Ontario, Canada
• 3: Computer Staff, Efficient program tracing, Computer, v.26 n.5, p.52-61, May 1993 [doi>10.1109/2.211900]
• 4: Ruby Lee , Michael Mahon , Dale Morris, Pathlength reduction features in the PA-RISC architecture, Proceedings of the thirty-seventh international conference on COMPCON, p.129-135, January 1992, San Francisco, California, United States
• 5: K. W. Pettis and W. B. Buzbee. Hewlett- Packard Precision Architecture compiler performance. Hewlett-Packard Journal, pages 29-37, Mar. 1987.
• 6: Daniel P. Siewiorek , G. Bell , A. C. Newell, Computer Structures: Principles and Examples, McGraw-Hill, Inc., New York, NY, 1982
• 7: J. P. Vogel. Performance analysis of conditionally nullifying arithmetic instructions in the Hewlett- Packard Precision Architecture. Master's thesis, Northwestern University, 1993.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

Additional Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.5 Microcode Applications
          Subjects: Instruction set interpretation
  B.2 ARITHMETIC AND LOGIC STRUCTURES

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Performance attributes

General Terms:
Design, Experimentation, Measurement, Performance