Synthesis of manufacturable analog circuits

ABSTRACT

We describe a synthesis system that takes operating range constraints and inter- and intra-circuit parametric manufacturing variations into account while designing a sized and biased analog circuit. Previous approaches to CAD for analog circuit synthesis have concentrated on nominal analog circuit design, and subsequent optimization of these circuits for statistical fluctuations and operating point ranges. Our approach simultaneously synthesizes and optimizes for operating and manufacturing variations by mapping the circuit design problem into an Infinite Programming problem and solving it using an annealing within annealing formulation. We present circuits designed by this integrated synthesis system, and show that they indeed meet their operating range and parametric manufacturing constraints.

REFERENCES

• 1: K.J. Antriech, H.E. Graeb, and C.U. Wieser, "Circuit Analysis and Optimization Driven by Worst-Case Distances", IEEE Trans. CAD, vol. 13, no. 1, pp. 57-71, Jan. 1994.
• 2: G.L. Bilbro and W.E. Snyder, "Optimization of Functions with Many Minima", IEEE Trans on Systems, Man and Cybernetics, vol. 21, no. 4, pp. 840- 849, July/August 1991.
• 3: I.D. Coope and G.A. Watson, "A Projected Lagrangian Algorithm for Semi- Infinite Programming", Mathematical P~vgramming, pp. 337-356, 1985.
• 4: M.G.R. Degrauwe et al., "Towards an analog system design environment," IEEE JSSC, vol. SC-24, no. 3, June 1989.
• 5: A. Dharchoudhury , S. M. Kang, Performance-constrained worst-case variability minimization of VLSI circuits, Proceedings of the 30th international conference on Design automation, p.154-158, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164647]
• 6: S.W. Director, R Feldmann and K. Krishna, "Optimization of Parametric Yield: A Tutorial", P~vc IEEE CICC, pp. 3.1/1-8, May 1992.
• 7: B.C. Eaves and W.I. Zangwill, "Generalized Cutting Plane Algorithms", SlAM Journal ofContlvl, vol. 9, pp 529-542, 1971.
• 8: E Feldmann and S.W. Director, "Integrated Circuit Quality Optimization using Surface Integrals", IEEE Trans. CAD, vol. 12, no. 12, pp. 1868-1879, Dec. 1993.
• 9: A.V. Fiacco and K.O. Kortanek, eds., Semi-Infinite P1vgramming and Applications, Lecture notes in Economics and Mathematical Systems 215, Springer- Verlag, 1983.
• 10: R. Fletcher, Practical methods of optimization; (2nd ed.), Wiley-Interscience, New York, NY, 1987
• 11: G. Gielen, et al., "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE JSSC, vol. SC-25, no. 3, June 1990.
• 12: R. Harjani, R.A. Rutenbar and L.R. Carley, "OASYS: a framework for analog circuit synthesis,"IEEE Trans. CAD, vol. 8, no. 12, Dec. 1989.
• 13: J. E Harvey, et al., "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits," IEEE Trans. CAD, Nov. 1992.
• 14: R. Heittich, ed., Semi-Infinite P~vgramming, Lecture notes in Control and Information Sciences 15, Springer-Verlag, 1979.
• 15: D.E. Hocevar, RF. Cox and E Yang, "Parametric yield optimization for MOS circuit blocks", IEEE Trans. CAD, vol. 7, no. 6, June 1988.
• 16: S. Hustin and A. Sangiovanni-Vincentelli, "TIM, a new standard cell placement program based on the simulated annealing algorithm", presented at IEEE Physical Design Workshop on Placement and Floorplanning, Hilton Head, SC, April 1987.
• 17: S. Kirkpatrick, C.D. Gelatt, M.E Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 1983.
• 18: H.Y. Koh, C.H. Sequin, and P.R. Gray, "OPASYN: a compiler for MOS operational amplifiers," IEEE Trans. CAD, vol. 9, no. 2, Feb. 1990.
• 19: Jimmy Lam , Jean-Marc Delosme, Performance of a new annealing schedule, Proceedings of the 25th ACM/IEEE conference on Design automation, p.306-311, June 12-15, 1988, Atlantic City, New Jersey, United States
• 20: EC. Maulik and L.R. Carley, "Automating Analog Circuit Design using Constrained Optimization Techniques", Proc. IEEE ICCAD, pp. 390-393, Nov. 1991.
• 21: EC. Maulik, L.R. Carley and D.J. Allstot, "Sizing of Cell-Level Analog Circuits Using Constrained Optimization Techniques", IEEE JSSC, vol. SC-28, no. 3, March 1993.
• 22: Metasoft Corp. HSPICE manual, 1990.
• 23: T. Mukherjee, "Incorporating Manufacturing and Operating Point Related Considerations into Optimization-based methods for Analog Circuit Synthesis", Phd P~vspectus, Carnegie Mellon University, Dec. 1992.
• 24: W. Nye, et al., "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits," IEEE Trans. CAD, vol. 7, no. 4, April 1988.
• 25: E.S. Ochotta, R.A. Rutenbar, and L.R. Carley, "Equation-Free Synthesis of High-Performance Linear Analog Circuits," Proc. 1992 B~vwn/MITAdv. Res. VLSI and Parallel Systems Conf., pp 129-143, The MIT Press, 1992.
• 26: Emil S. Ochotta , Rob A. Rutenbar , L. Richard Carley, ASTRX/OBLX: tools for rapid synthesis of high-performance analog circuits, Proceedings of the 31st annual conference on Design automation, p.24-30, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196258]
• 27: E.S. Ochotta, L.R. Carley and R.A. Rutenbar, "Analog Circuit Synthesis for Large, Realistic Cells: Designing a Pipelined A/D Converter with ASTRX/ OBLX", P1vc. IEEE CICC, pp. 365-368, May 1994.
• 28: Emilian Stephen Ochotta, Synthesis of high-performance analog cells in ASTRX/OBLX, Carnegie Mellon University, Pittsburgh, PA, 1994
• 29: M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.RG. Welbers, "Matching properties of MOS transistors", IEEE JSSC, vol. SC-24, no.5, Oct. 1989.
• 30: R.A. Rohrer, et al., "AWE Inspired," Proc. IEEE CICC, pp. 18.1.1-8, May 1993.
• 31: R.A. Rohrer, "Fully Automated Network Design by Digital Computer: Preliminary Considerations", P1vceedings of the IEEE, vol. 55, no. 11, pp. 1929- 1939, Nov. 1967.
• 32: E Romeo and A. Sangiovanni-Vincintelli, "A Theoretical Framework for Simulated Annealing", Algorithmica, 6: 302-345, 1991.
• 33: M.A. Styblinski and L.J. Opalski, "Algorithms and software tools of IC yield optimization based on fundamental fabrication parameters", IEEE Trans. CAD, vol. 5, no. 1, Jan. 1986.
• 34: W. Swartz and C. Sechen, "New Algorithms for the Placement and Routing of Macrocells," P1vc. IEEE ICCAD, pp. 336-339, Nov. 1990.

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Theory