|
ABSTRACT
We describe a framework for compositional verification of finite-state processes. The framework is based on two ideas: a subset of the logic CTL for which satisfaction is preserved under composition, and a preorder on structures which captures the relation between a component and a system containing the component. Satisfaction of a formula in the logic corresponds to being below a particular structure (a tableau for the formula) in the preorder. We show how to do assume-guarantee-style reasoning within this framework. Additionally, we demonstrate efficient methods for model checking in the logic and for checking the preorder in several special cases. We have implemented a system based on these methods, and we use it to give a compositional verification of a CPU controller.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
BEN-ARI, M., MANNA, Z., AND PNUELI, A. 1983. The temporal logic of branching time. Acta Informatica 20, 207-226.
|
| |
2
|
BURCH, J. R., CLARKE, E. M., MCMILLAN, K. L., DILL, D. L., AND HWANG, J. 1990. Symbolic model checking: 102o states and beyond. In Proceedings of the 5th Annual Symposium on Logic ~n Computer Science. IEEE Computer Society Press, Los Alamitos, Calif.
|
| |
3
|
|
| |
4
|
|
 |
5
|
|
| |
6
|
|
| |
7
|
CLARKE, E. M., LONG, D. E., AND MCMILLAN, K. L 1989b. A language for compositional specification and verification of finite state hardware controllers. In Proceedtngs of the 9th International Symposzum on Computer Hardware Descmpt~on Languages and thezr Appltcations. North-Holland, Amsterdam.
|
| |
8
|
|
| |
9
|
CLEAVELAND, R., AND STEFFEN, B. 1990. When is "partial" adequate. A logic-based proof technique using partial specifications. In Proceedings of the 5th Annual Sympostum on Logzc in Computer Sctence. IEEE Computer Society Press, Los Alamitos, Calif.
|
| |
10
|
|
| |
11
|
|
| |
12
|
|
 |
13
|
|
| |
14
|
EMERSON, E. A., AND LEI, C.-L. 1986. Efficient model checking in fragments of the propositional mu-calculus. In Proceedings of the 1st Annual Sympostum on Logic ~n Computer Science IEEE Computer Society Press, Los Alamitos, Calif.
|
| |
15
|
|
| |
16
|
|
| |
17
|
|
| |
18
|
|
 |
19
|
|
| |
20
|
|
 |
21
|
|
| |
22
|
|
| |
23
|
MILNER, R. 1971. An algebraic definition of simulation between programs. In Proceedtngs of the 2nd International Joint Conference on Artificial Intelhgence (Sept.).
|
| |
24
|
|
| |
25
|
PNUELI, A., AND SHERMAN, R. 1981 Semantic tableau for temporal logic. Tech. Rep. CS81-21, The Weizmann Institute, Israel.
|
| |
26
|
|
| |
27
|
|
| |
28
|
|
| |
29
|
WALKER, D. 1988. Bisimulations and divergence. In Proceedings of the 3rd Annual Symposium on Logic in Computer Science. IEEE Computer Society Press, Los Alamitos, Calif.
|
| |
30
|
|
| |
31
|
WOLPER, P. 1983. Temporal logic can be more expressive. Infi Contr. 56, 1/2 (Jan./Feb.), 72-99.
|
CITED BY 58
|
|
|
|
|
|
|
|
|
|
|
Arindam Chakrabarti , Pallab Dasgupta , P. P. Chakrabarti , Ansuman Banerjee, Formal verification of module interfaces against real time specifications, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Orna Kupferman , Wenchao Li , Sanjit A. Seshia, A theory of mutations with applications to vacuity, coverage, and fault tolerance, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-9, November 17-20, 2008, Portland, Oregon
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Gr´egory Batt , Delphine Ropers , Hidde De Jong , Johannes Geiselmann , Radu Mateescu , Michel Page , Dominique Schneider, Analysis and verification of qualitative models of genetic regulatory networks: a model-checking approach, Proceedings of the 19th international joint conference on Artificial intelligence, p.370-375, July 30-August 05, 2005, Edinburgh, Scotland
|
REVIEW
"Ramaswamy Ramanujam : Reviewer"
When reasoning about systems of parallel processes, verifying
global properties requires construction of the global state space, whose
size is typically exponential in the number of processes. Avoiding this
state explosion is a central problem
more...
|