Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

The MIT J-Machine multicomputer has been constructed to study the role of a set of primitive mechanisms in providing efficient support for parallel computing. Each J-Machine node consists of an integrated multicomputer component, the Message-Driven Processor (MDP), and 1 MByte of DRAM. The MDP provides mechanisms to support efficient communication, synchronization, and naming. A 512 node J-Machine is operational and is due to be expanded to 1024 nodes in March 1993. In this paper we discuss the design of the J-Machine and evaluate the effectiveness of the mechanisms incorporated into the MDP. We measure the performance of the communication and synchronization mechanisms directly and investigate the behavior of four complete applications.

REFERENCES

• 1: A. Agarwal, Limits on Interconnection Network Performance, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.398-412, October 1991 [doi>10.1109/71.97897]
• 2: Henry C. Baker, Jr. , Carl Hewitt, The incremental garbage collection of processes, Proceedings of the 1977 symposium on Artificial intelligence and programming languages, p.55-59, August 15-17, 1977 [doi>10.1145/800228.806932]
• 3: BLELLOCrl, G. Scans as primitive parallel operations. In International Conference on Parallel Processing (1987), pp. $355-362.
• 4: William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990 [doi>10.1109/12.53599]
• 5: William J. Dally , J. A. Stuart Fiske , John S. Keen , Richard A. Lethin , Michael D. Noakes , Peter R. Nuth , Roy E. Davison , Gregory A. Fyler, The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms, IEEE Micro, v.12 n.2, p.23-39, March 1992 [doi>10.1109/40.127581]
• 6: DUNIGAN, T. Communication performance of the Intel Touchstone Delta mesh. Tech. Rep. ORN~-11983, Oak Ridge National Laboratory, Jan. 1992.
• 7: DUNIGAN, T. Kendall Square multiprocessor: early experiences and performance. Tech. Rep. ORNL/TM-12065, Oak Ridge National Laboratory, Mar. 1992.
• 8: Waldemar Horwat, A Concurrent Smalltalk Compiler for the Message-Driven Processor, Massachusetts Institute of Technology, Cambridge, MA, 1988
• 9: Jiun-Ming Hsu , Prithviraj Banerjee, Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer, Proceedings of the 17th annual international symposium on Computer Architecture, p.260-269, May 28-31, 1990, Seattle, Washington, United States [doi>10.1145/325164.325152]
• 10: Stephem W. Keckler , William J. Dally, Processor coupling: integrating compile time and runtime scheduling for parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.202-213, May 19-21, 1992, Queensland, Australia [doi>10.1145/139669.139728]
• 11: KNOBE, K., LUKAS, J. D., AND DALLY, W. J. Dynamic alignment on distributed memory systems. In The Third Workshop on Compilers for Parallel Computers (Vienna, Austria, July 1992), Austrian Center for Parallel Computation.
• 12: NIKHIL, R. S., AND ARVIND. Id language reference manual version 90.1. Tech. Rep. 284-2, Computation Structures Group, MIT, Cambridge, MA 02139, 1991.
• 13: Peter R. Nuth , William J. Dally, A Mechanism for Efficient Context Switching, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.301-304, October 14-16, 1991
• 14: SHAW, A. implementing data-parallel softwaa'e on dataflow hardware. Master's thesis, MIT, Laboratory for Computer Science, 545 Technology Square, Cambridge, MA 02139, January 1993.
• 15: SPERTUS, E. Execution of dataflow programs on generalpurpose hardware. MS Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Aug. 1992.
• 16: TAYLOR, S., ET AL. Scalable concurrent programming project. Semiannual technical report, Dept. of Computer Science, California Institute of Technology, Apr. 1992.
• 17: Thorsten von Eicken , David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser, Active messages: a mechanism for integrated communication and computation, Proceedings of the 19th annual international symposium on Computer architecture, p.256-266, May 19-21, 1992, Queensland, Australia [doi>10.1145/139669.140382]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Parallel processors**

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Performance attributes

  D. Software
  D.1 PROGRAMMING TECHNIQUES
      D.1.3 Concurrent Programming
          Subjects: Parallel programming

  F. Theory of Computation
  F.2 ANALYSIS OF ALGORITHMS AND PROBLEM COMPLEXITY
      F.2.2 Nonnumerical Algorithms and Problems
          Subjects: Sorting and searching

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS

General Terms:
Design, Languages, Performance