|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
S. Adve and M. Hin, A Unified Formalization of Four Shared-Memory Models, Computer Sciences Technical Report #1051, University of Madison-Wisconsin, September 1991.
|
 |
3
|
Y. Afek , G. Brown , M. Merritt, A lazy cache algorithm, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.209-222, June 18-21, 1989, Santa Fe, New Mexico, United States
[doi> 10.1145/72935.72958]
|
| |
4
|
A. Agarwal et al. "The MIT Alewife Machine: A Large- Scale Distributed Memory Multiprocessor," In proceedings of Workshop on Scalable Shared Memory Multiprocessors. Kluwer Academic Publishers, 1991.
|
| |
5
|
|
| |
6
|
Y. Amir, D. Dolev, S. Kramer and D. Malki, "Total Ordering of Messages in Broadcast Domains," Technical Report CS92-9, Dept. of Computer Science, the Hebrew University of Jerusalem, 1992.
|
| |
7
|
|
 |
8
|
Hagit Attiya , Soma Chaudhuri , Roy Friedman , Jennifer L. Welch, Shared memory consistency conditions for non-sequential execution: definitions and programming strategies, Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures, p.241-250, June 30-July 02, 1993, Velen, Germany
[doi> 10.1145/165231.165263]
|
 |
9
|
|
 |
10
|
|
 |
11
|
|
 |
12
|
|
| |
13
|
R. Bisiani, A. Nowatzyk, and M. Ravisllankar, "Coherent. Shared Memory on a Distributed 5lemorv ~{achine," Proc. Int. Con{. on Parallel Proce~'s~,q. 1989. pp. 1-133-141.
|
| |
14
|
W. Brantley, K. McAiJliffe, and J. Weiss, "RP3 Processor-Memory Element," Proc. Inter,atio, Conf. on Parollel Processing, 1985, pp. 782-789.
|
 |
15
|
|
| |
16
|
Michel, Dubois , Christoph Scheurich , Fayé A. Briggs, Synchronization, Coherence, and Event Ordering in Multiprocessors, Computer, v.21 n.2, p.9-21, February 1988
[doi> 10.1109/2.15]
|
 |
17
|
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States
|
 |
18
|
|
 |
19
|
Phillip B. Gibbons , Michael Merritt , Kourosh Gharachorloo, Proving sequential consistency of high-performance shared memories (extended abstract), Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.292-303, July 21-24, 1991, Hilton Head, South Carolina, United States
[doi> 10.1145/113379.113406]
|
| |
20
|
R. J. Goodman, "Cache Consistency an(t Sequential Consistency," Computer Science Technical Repmt #1006, University of Wisconsin, Madison. February 1991.
|
 |
21
|
|
| |
22
|
P. Hutto and M. Ahamad, Slow Memory: lV~aken- ~ng Consistencyto Enhance Concurrencq ~n D~tr~buted Shored Memories, TR GIT-ICS-89/39, Georgia. Inst. of Tech., October 1989.
|
| |
23
|
L. Lamport, "How to Ixlake a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Trans. on Computers, Vol. C-28. no. 9. pp. 690-691.
|
| |
24
|
R. Lipton and J. Sandberg, PRAM: A Scalable Shared Memory, Technical Report CS-TR-180-88, Princeton University, September 1988.
|
| |
25
|
|
|