How lock contention affects energy use in a CMP server

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

How lock contention affects energy use in a CMP server

Full text

Pdf (296 KB)

Source

Conference on Object Oriented Programming Systems Languages and Applications archive
Proceeding of the 24th ACM SIGPLAN conference companion on Object oriented programming systems languages and applications table of contents

Orlando, Florida, USA

POSTER SESSION: Posters & student research competition table of contents

Pages 765-766

Year of Publication: 2009

ISBN:978-1-60558-768-4

Authors

Takeshi Ogasawara	IBM Tokyo Research Laboratory, Yamato, Japan
Ken Sakamura	the University of Tokyo, Tokyo, Japan

Sponsor

SIGPLAN: ACM Special Interest Group on Programming Languages

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 11, Downloads (12 Months): 11, Citation Count: 0

Additional Information:

abstract references index terms

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1639950.1640004 What is a DOI?

ABSTRACT

A server application running on a chip multiprocessor with many hardware threads often requires extra processor speed (and energy) because of lock contention. We show that boosting the processor speed for frequently contended critical sections in a Java VM can save more energy on a DVFS-enabled server.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	David F. Bacon, Ravi Konuru, Chet Murthy, and Mauricio Serrano. Thin locks: featherweight synchronization for Java. In PLDI '98: Proc. ACM SIGPLAN 1998 Conf. on Programming language design and implementation, pages 258--268, 1998.
	2	Vincent W. Freeh, Tyler K. Bletsch, and Freeman L. Rawson, III. Scaling and packing on a chip multiprocessor. In IEEE International Parallel and Distributed Processing Symposium (IPDPS’07), pages 1--8, 2007.
	3	Wonyoung Kim, Meeta S. Gupta, Gu-Yeon Wei, and David Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In International Symposium on High-Performance Computer Architecture (HPCA), pages 123--134, 2008.
	4	Jian Li and Jose F. Martinez. Power-performance implications of thread-level parallelism on chip multiprocessors. In International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 124--134, 2005.
	5	Xiaotao Liu, Prashant Shenoy, and Mark D. Corner. Chameleon: Application-level power management. IEEE Transactions on Mobile Computing, 7 (8): 995--1010, 2008. ISSN 1536--1233. http://doi.ieeecomputersociety.org/10.1109/TMC.2007.70767.
	6	Yohei Ueda, Hideaki Komatsu, and Toshio Nakatani. Scalability study of a Java application server on two multi-core systems. In phEleventh Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), 2008.