Hierarchical architecture of flash-based storage systems for high performance and durability

ABSTRACT

The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to properties such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can increase performance by up to 4 times and durability by 4 times by adding only a small hardware cost.

REFERENCES

• 1: Samsung flash memory chip SLC/MLC Spec, Samsung K9F2G08UXA, Samsung K9GAG08B0M, Datasheet.
• 2: J. Kim, J. Kim, S. Noh, S. Min and Y. Cho, A Space-Efficient Flash Translation Layer for CompactFlash Systems, IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, May 2002.
• 3: S. Lee, D. Park, T. Chung, D. Lee, S. Park, and H. Song, A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation, ACM Transactions on Embedded Computing Systems, Vol. 6, No. 3, Article 18, July 2007.
• 4: C. Park, W. Cheon, J. Kang, K. Roh, W. Cho and J. Kim, A Reconfigurable FTL (Flash Translation Layer) Architecture for NAND Flash-Based Applications, ACM Transactions on Embedded Computing Systems, Vol. 7, No. 4, Article 38, July 2008.
• 5: S. Lee, B. Moon, Design of Flash-Based DBMS: An In-Page Logging Approach, 27^th ACM SIGMOD International Conference on Management of Data (SIGMOD'07), June 11--14, 2007.
• 6: A. Gupta, Y. Kim, B. Urgaonkar, DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings, 14^th Architectural Support for Programming Language and OS (ASPLOS'09), March 7--11, 2009.
• 7: J. Kim, S. Jung, Y. Song, Cost and Performance Analysis of NAND Mapping Algorithms in a Shared-bus Multi-chip Configuration, 3^rd International Workshop on Software Support for Portable Storage (IWSSPS'08), October 23, 2008.
• 8: L. Chang, Hybrid Solid-State Disks: Combining Heterogeneous NAND Flash in Large SSDs, Asia and South Pacific Design Automation Conference (ASPDAC'08), January 21--24, 2008.
• 9: N. Duann, SLC & MLC Hybrid, Flash Memory Summit 2008, August 12--14, 2008.
• 10: R. Fisher, Optimizing NAND Flash Performance, Flash Memory Summit 2008, August 12--14, 2008.
• 11: K. Yim, A Novel Memory hierarchy for Flash Memory Based Storage System, Journal of Semiconductor Technology and Science, Vol. 5, No. 4, December 2005.
• 12: ATTO Windows Disk Benchmark 2.02, http://www.attotech.com
• 13: Sandra File System Benchmark, http://www.sisoftware.co.uk
• 14: Disk Monitor for Windows v2.01, http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

Additional Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.2 Storage Management

General Terms:
Algorithms, Design, Management, Performance

Keywords:
flash memory, flash translation layer, storage systems