Internet-in-a-Box: emulating datacenter network architectures using FPGAs

ABSTRACT

In this paper we describe the Internet-in-a-Box datacenter network emulator, an FPGA-based tool for researchers to rapidly experiment with O(10,000) node datacenter network architectures. Our basic approach to emulation involves constructing a model of the target architecture by composing simplified hardware models of key datacenter building blocks, including switches, routers, links, and servers. Since models in our system are implemented in programmable hardware, designers have full control over emulated buffer sizes, line rates, topologies, and many other network properties. Full system control also gives researchers a significant degree of system visibility. Additionally, because our node model emulates servers using a full SPARC v8 ISA compatible processor, each node in the network is capable of running real applications. This allows researchers to study a network under complex real-world workloads at a scale that matches that of a large datacenter today. Moreover, because the system is a private testbed, experiments can be deterministic and therefore reproduced by other researchers. Lastly, the system is cost effective for designers, and we show that using FPGA technology on the market today we can actually emulate a network of 256-nodes for about $2,000.

REFERENCES

• 1: R. H. Katz, "Tech Titans Building Boom: The Architecture of Internet Datacenters," IEEE Spectrum, February 2009
• 2: Mohammad Al-Fares, Alex Loukissas, and Amin Vahdat, A Scalable, Commodity, Data Center Network Architecture, Proceedings of the ACM SIGCOMM Conference, Seattle, WA, August 2008.
• 3: Dilip Joseph, Arsalan Tavakoli, Ion Stoica, A Policy-aware Switching Layer for Data Centers, SIGCOMM, August 2008.
• 4: http://aws.amazon.com/ec2/
• 5: http://www.microsoft.com/azure/default.mspx
• 6: http://code.google.com/appengine/
• 7: BEE3 System, http://research.microsoft.com/en-us/projects/bee3/default.aspx
• 8: http://www.cadence.com/products/sd/palladium_series/pages/default.aspx
• 9: http://www.mentor.com/products/fv/emulation-systems/
• 10: Zhangxi Tan, Krste Asanović, and David A. Patterson, "An FPGA Host-Multithreaded Functional Model for SPARC v8", 3rd Workshop on Architectural Research Prototyping, at 35th International Symposium on Computer Architecture, June 2008.
• 11: Digilent Virtex-5 OpenSPARC Evaluation Platform, http://www.digilentinc.com/Products/Detail.cfm?NavTop=2&NavSub=599&Prod=XUPV5
• 12: E. Krevat, V. Vasudevan, A. Phanishayee, D. Andersen, G. Ganger, G. Gibson, S. Seshan. On Application-level Approaches to Avoiding TCP Throughput Collapse in Cluster-Based Storage Systems. Proceedings of the 2nd international Petascale Data Storage Workshop held in conjunction with Supercomputing '07. November 11, 200

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

General Terms:
Design, Experimentation, Performance

Keywords:
datacenter networking, hardware modeling