NoC topology synthesis for supporting shutdown of voltage islands in SoCs

ABSTRACT

In many Systems on Chips (SoCs), the cores are clustered in to voltage islands. When cores in an island are unused, the entire island can be shutdown to reduce the leakage power consumption. However, today, the interconnect architecture is a bottleneck in allowing the shutdown of the islands. In this paper, we present a synthesis approach to obtain customized application-specific Networks on Chips (NoCs) that can support the shutdown of voltage islands. Our results on realistic SoC benchmarks show that the resulting NoC designs only have a negligible overhead in SoC active power consumption (average of 3%) and area (average of 0.5%) to support the shutdown of islands. The shutdown support provided can lead to a significant leakage and hence total power savings.

REFERENCES

• 1: L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, pp. 70--78, Jan. 2002.
• 2: P. Guerrier, A. Greiner, "A generic architecture for on-chip packet switched interconnections", Proc. DATE, pp. 250--256, March 2000.
• 3: G. De Micheli, L. Benini, "Networks on Chips: Technology and Tools", Morgan Kaufmann, First Edition, July, 2006.
• 4: IBM ASIC Solutions, www.ibm.com
• 5: D. Lackey et al, "Managing power and performance for System-on-Chip designs using Voltage Islands", ICCAD 2002.
• 6: F. Fallah and M. Pedram, "Standby and active leakage current control and minimization in CMOS VLSI circuits.", IEICE Trans. on Electronics, 2005.
• 7: A. Sathanur et al., "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction", ISLPED 2008.
• 8: Q. Ma, E. F. Y. Young, "Voltage Island Driven Floorplanning", ICCAD 2007.
• 9: J. Hu et al., 'Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures', Proc. DATE, March 2003.
• 10: S. Murali, G. De Micheli, "SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs", Proc. DAC 2004.
• 11: S. Murali, G. De Micheli, "Bandwidth Constrained Mapping of Cores on to NoC Architectures", Proc. DATE 2004.
• 12: A. Pinto et al., "Efficient Synthesis of Networks on Chip", ICCD 2003, pp. 146--150, Oct 2003.
• 13: W. H. Ho, T. M. Pinkston, "A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns", HPCA, 2003.
• 14: J. Xu et al., "A design methodology for application-specific networks-on-chip", ACM TECS, 2006.
• 15: S. Murali et al., "Designing Application-Specific Networks on Chips with Floorplan Information", pp. 355--362, ICCAD 2006.
• 16: K. Ryu, V. Mooney, "Automated Bus Generation for Multiprocessor SoC Design", Proc. DATE, pp. 282--287, March 2003.
• 17: K. Lahiri et al., "Design Space Exploration for Optimizing On-Chip Communication Architectures", IEEE TCAD, pp. 952--961, June 2004.
• 18: S. Pasricha et al., "Floorplan-aware automated synthesis of bus-based communication architectures", Proc. DAC '05.
• 19: L. Leung, C. Tsui, "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands", DAC 2007.
• 20: T. Dumitras et al., "Towards on-chip fault-tolerant communication", ASPDAC 2003.
• 21: S. Murali et al., "Analysis of error recovery schemes for Networks on Chips", IEEE D&T, 2005.
• 22: U. Y. Ogras et al., 'Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip', in Proc. DAC, June 2007.
• 23: Miro-Panades, I. et al., "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", NoC Symposium, 2008.
• 24: Bjerregaard, T. et al. "An OCP Compliant Network Adapter for GALS-based SoC Design Using the MANGO Network-on-Chip", Proc. SoC 2005
• 25: S. Stergiou et al., "x pipesLite: a Synthesis Oriented Design Library for Networks on Chips", pp. 1188--1193, Proc. DATE 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Design

Keywords:
NoC, leakage power, shutdown, topology, voltage islands