Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators

ABSTRACT

Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-purpose systems, embedded systems often have specialized memory resources, such as a fast scratchpad memory, that can be used to mitigate DBT performance overhead. This paper presents the Heterogeneous Code Cache (HCC), a code cache split among scratchpad and main memory. We explore several HCC management policies and show that, on average, an HCC outperforms a code cache allocated only to scratchpad or only to main memory.

REFERENCES

• 1: K. Adams and O. Agesen. A comparison of software and hardware techniques for x86 virtualization. In International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
• 2: T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. Computer, 35(2):59--67, 2002.
• 3: J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Reducing pressure in bounded DBT code caches. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2008.
• 4: J. A. Baiocchi, B. R. Childers, J. W. Davidson, J. D. Hiser, and J. Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2007.
• 5: V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Conference on Programming Language Design and Implementation, 2000.
• 6: R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In International Conference on Hardware/Software Codesign, 2002.
• 7: D. Bruening and S. Amarasinghe. Maintaining consistency and bounding capacity of software code caches. In International Symposium on Code Generation and Optimization, 2005.
• 8: S. Debray and W. Evans. Profile-guided code compression. In Conference on Programming Language Design and Implementation, 2002.
• 9: M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In IEEE Workshop on Workload Characterization, 2001.
• 10: K. Hazelwood and M. D. Smith. Code cache management schemes for dynamic optimizers. In Workshop on Interaction between Compilers and Computer Architectures, 2002.
• 11: K. Hazelwood and M. D. Smith. Managing bounded code caches in dynamic binary optimization systems. ACM Trans. on Architecture and Code Optimization, 3(3):263--294, 2006.
• 12: J. D. Hiser, D. Williams, W. Hu, J. W. Davidson, J. Mars, and B. R. Childers. Evaluating indirect branch handling mechanisms in software dynamic translation systems. In International Symposium on Code Generation and Optimization, 2007.
• 13: J. E. Miller and A. Agarwal. Software-based instruction caching for embedded processors. In International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
• 14: K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, and M. L. Soffa. Retargetable and reconfigurable software dynamic translation. In International Symposium on Code Generation and Optimization, 2003.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Compilers; Incremental compilers; Code generation; Optimization; Run-time environments; Interpreters

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
dynamic binary translation, scratchpad, software caching