A real-time program trace compressor utilizing double move-to-front method

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A real-time program trace compressor utilizing double move-to-front method

Full text

Pdf (198 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 46th Annual Design Automation Conference table of contents

San Francisco, California

SESSION: Challenges of memory-aware design for embedded systems table of contents

Pages 738-743

Year of Publication: 2009

ISBN:978-1-60558-497-3

Authors

Vladimir Uzelac	The University of Alabama in Huntsville
Aleksandar Milenkovic	The University of Alabama in Huntsville

Sponsors

EDAC : Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS : Circuits & Systems

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 7, Downloads (12 Months): 7, Citation Count: 0

Additional Information:

abstract references index terms

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1629911.1630102 What is a DOI?

ABSTRACT

This paper introduces a new unobtrusive and cost-effective method for the capture and compression of program execution traces in real-time, which is based on a double move-to-front transformation. We explore its effectiveness and describe a cost-effective hardware implementation. The proposed trace compressor requires only 0.12 bits per instruction of trace port bandwidth, at the cost of 25K gates.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	ARM, "Embedded Trace Macrocell Architecture Specification," http://infocenter.arm.com.
	2	Altera, "Nios II Processor Reference Handbook," http://www.altera.com.
	3	Xilinx, "MicroBlaze Processor Reference Guide Embedded Development Kit EDK 10.1i," http://www.xilinx.com.
	4	"Lauterbach GmbH," http://www.lauterbach.com.
	5	C.-F. Kao, et al., "A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors," IEEE Transactions on Circuits and Systems, vol. 54, pp. 530--543, 2007.
	6	M.-C. Hsieh and C.-T. Huang, "An embedded infrastructure of debug and trace interface for the DSP platform," in 45th ACM Design Automation Conference, 2008.
	7	M. Milenkovic, et al., "Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces" Data Compression Conference, pp. 283--292, 2007
	8	M. R. Guthaus, et al., "MiBench: A free, commercially representative embedded benchmark suite," in Proceedings of the IEEE 4th Workshop on Workload Characterization, 2001.
	9	T. Austin, et al., "SimpleScalar: An Infrastructure for Computer System Modeling," Computer, vol. 35, pp. 59--67, 2002.
	10	B. Jon Louis, et al., "A locally adaptive data compression scheme," Commun. ACM, vol. 29, pp. 320--330, 1986.
	11	M. Burrows and D. J. Wheeler, "A block-sorting lossless data compression algorithm," Digital SRC Research Report 1994.
	12	K. Pagiamtzis and A. Sheikholeslami, "Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey," IEEE Journal of Solid-State Circuits, vol. 41, 2006.