Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

In this paper, we compare embedded-DRAM (eDRAM) testing to both SRAM testing and commodity-DRAM testing, since an eDRAM macro uses DRAM cells with an SRAM interface. We first start from an standard SRAM test algorithm and discuss the faults which are not covered in the SRAM testing but should be considered in the DRAM testing. Then we study the behavior of those faults and the tests which can detect them. Also, we discuss how likely each modeled fault may occur on eDRAMs and commodity DRAMs, respectively.

REFERENCES

• 1: A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991
• 2: G. Wang, et al., "A 0.127 μm² High Performance 65nm SOI Based embedded DRAM for on-Processor Applications," International Electron Devices Meeting, 11--13 Dec. 2006, pp. 1--4.
• 3: E. Gerritsen, et al., "Evolution of Materials Technology for Stacked-Capacitors in 65 nm Embedded-DRAM," Solid-State Electronics, vol. 14, 2005, pp. 1767--1775.
• 4: M.-E. Jones, "1T-SRAM-Q#8482;: Quad-Density Technology Reins in Spiraling Memory Requirements," Mosys, Inc., Retrieved on 2007-10-06.
• 5: A. Berthelot, C. Caillat, V. Huard, S. Barnola, B. Boeck, H. Del-Puppo, N. Emonet, F. Lalanne, "Highly Reliable TiN/ZrO₂/TiN 3D Stacked Capacitors for 45 nm Embedded DRAM Technologies," Proceeding of Solid-State Device Research Conference, Sept. 2006, pp. 343--346.
• 6: Chuang Cheng , Chih-Tsun Huang , Jing-Reng Huang , Cheng-Wen Wu , Chen-Jong Wey , Ming-Chang Tsai, BRAINS: A BIST Compiler for Embedded Memories, Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.299, October 25-27, 2000
• 7: Jin-Fu Li , Ruey-Shing Tzeng , Cheng-Wen Wu, Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.515-527, August-October 2002 [doi>10.1023/A:1016557927479]
• 8: Benoit Nadeau-Dostie , Allan Silburt , Vinod K. Agarwal, Serial Interfacing for Embedded-Memory Testing, IEEE Design & Test, v.7 n.2, p.52-63, March 1990 [doi>10.1109/54.53045]
• 9: Chih-Tsun Huang , Jing-Reng Huang , Chi-Feng Wu , Cheng-Wen Wu , Tsin-Yuan Chang, A Programmable BIST Core for Embedded DRAM, IEEE Design & Test, v.16 n.1, p.59-70, January 1999 [doi>10.1109/54.748806]
• 10: J. E. Barth , J. H. Dreibelbis , E. A. Nelson , D. L. Anand , G. Pomichter , P. Jakobsen , M. R. Nelms , J. Leach , G. M. Belansek, Embedded DRAM design and architecture for the IBM 0.11-µm ASIC offering, IBM Journal of Research and Development, v.46 n.6, p.675-689, November 2002
• 11: Shinji Miyano , Katsuhiko Sato , Kenji Numata, Universal Test Interface for Embedded-DRAM Testing, IEEE Design & Test, v.16 n.1, p.53-58, January 1999 [doi>10.1109/54.748805]
• 12: N. Watanabe, F. Morishita, Y. Taito, A. Yamazaki, T. Tanizaki, K. Dosaka, Y. Morooka, F. Igaue, K. Furue, Y. Nagura, T. Komoike, T. Morihara, A. Hachisuka, K. Arimoto, and H. Ozaki, "An Embedded DRAM Hybrid Macro with Auto Signal Management and Enhanced-on-Chip Tester," Proceedings of the IEEE Int'l Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, 2001, pp. 388--389.
• 13: Ad. J. van de Goor , Ivo Schanstra, Address and Data Scrambling: Causes and Impact on Memory Tests, Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), p.128, January 29-31, 2002
• 14: K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, "Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 11, Nov. 2002, pp. 1328--1336.
• 15: K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," Proceeding of the IEEE, vol. 91, No. 2, Feb. 2003, pp. 305--327.
• 16: Zaid Al-Ars , Ad J. van de Goor, Approximating Infinite Dynamic Behavior for DRAM Cell Defects, Proceedings of the 20th IEEE VLSI Test Symposium, p.401, April 28-May 02, 2002
• 17: Z. Al-Ars, S. Hamdioui, A. J. van de Goor, G. Mueller, "Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs", IEEE International Test Conference, pp. 1--10, 2008.
• 18: J. Castillejos, V. H. Champac, "A forced-voltage technique to test data retention faults in CMOS SRAM by I_DDQ testing", Circuits and Systems, pp. 433--436, 1997.
• 19: Anne Meixner , Jash Banik, Weak Write Test Mode: An SRAM Cell Stability Design for Test Technique, Proceedings of the IEEE International Test Conference, p.1043-1052, November 03-05, 1997
• 20: V. H. Champac, V. Avendano, M. Linares, "Bit line sensing strategy for testing for data retention faults in CMOS SRAMs", Electronics Letters, pp. 1182--1183, 2000.
• 21: V. H. Champac, V. Avendano, "Test of data retention faults in CMOS SRAMs using special DFT circuitries", Circuits, Devices and Systems, IEE Proceedings, pp. 78--82, 2004.
• 22: Baosheng Wang , Yuejian Wu , Josh Yang , Andre Ivanov , Yervant Zorian, SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms, Proceedings of the 23rd IEEE VLSI Test Symposium, p.66-71, May 01-05, 2005 [doi>10.1109/VTS.2005.76]
• 23: Electronic Industries Association and JEDEC Solid State Technology Association, "Steady State Temperature Humidity Bias Life Test," EIA/JESD22-A101-B, April 1997.
• 24: Electronic Industries Association and JEDEC Solid State Technology Association, "Highly-Accelerated Temperature and Humidity Stress Test," EIA/JESD22-A110-B, June 2008.
• 25: JEDEC Solid State Technology Association, "Temperature, Bias, and Operating Life," JESD22-A108C, June 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design

Keywords:
embedded DRAM, memory testing