PDRAM: a hybrid PRAM and DRAM main memory system

ABSTRACT

In this paper, we propose PDRAM, a novel energy efficient main memory architecture based on phase change random access memory (PRAM) and DRAM. The paper explores the challenges involved in incorporating PRAM into the main memory hierarchy of computing systems, and proposes a low overhead hybrid hardware-software solution for managing it. Our experimental results indicate that our solution is able to achieve average energy savings of 30% at negligible overhead over conventional memory architectures.

REFERENCES

• 1: L. A. Barroso et al. The case for energy-proportional computing. Computer, 40(12):33--37, 2007.
• 2: F. Bedeschi et al. An 8Mb demonstrator for high-density 1.8V phase-change memories. In Symposium on VLSI Circuits, pages 442--445, 2004.
• 3: F. Bedeschi et al. A multi-level-cell bipolar-selected phase-change memory. Proc ISSCC'08, pages 427--429, 2008.
• 4: N. L. Binkert et al. The m5 simulator: Modeling networked systems. IEEE Micro, 26(4):52--60, 2006.
• 5: V. Delaluz et al. Scheduler-based dram energy management. In Proc DAC'02, pages 697--702, 2002.
• 6: http://www.hpl.hp.com/research/cacti/.
• 7: http://www.micron.com/products/dram/ddr3/.
• 8: http://www.numonyx.com/Documents/WhitePapers.
• 9: H. Huang et al. Design and implementation of power-aware virtual memory. In Proc ATEC'03, 2003.
• 10: T. Kgil et al. Improving nand flash based disk caches. In Proc ISCA '08, pages 327--338, 2008.
• 11: A. Lacaita et al. Status and challenges of pcm modeling. Solid State Device Research Conference, 2007. ESSDERC 2007. 37th European, pages 214--221, Sept. 2007.
• 12: A. R. Lebeck et al. Power aware page allocation. SIGOPS Oper. Syst. Rev., 34(5):105--116, 2000.
• 13: B. Lee et al. Architecting phase change memory as a scalable dram alternative. Proc ISCA'09, 2009.
• 14: H.-L. Li et al. Energy-aware flash memory management in virtual memory system. IEEE Trans. Very Large Scale Integr. Syst., 16(8):952--964, 2008.
• 15: P. Mangalagiri et al. A low-power phase change memory based hybrid cache architecture. In Proc. GLSVLSI '08, pages 395--398, 2008.
• 16: A. Pirovano et al. Scaling analysis of phase-change memory technology. Proc IEDM'08, pages 29.6.1-- 29.6.4, 2003.
• 17: A. Pirovano et al. Phase-change memory technology with self-aligned μtrench cell architecture for 90nm node and beyond. Solid-State Electronics, 52(9):1467--1472, 2008.
• 18: N. Takaura et al. A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations. Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International, pages 37.2.1--37.2.4, Dec. 2003.
• 19: B. Yu et al. Chalcogenide-nanowire-based phase chnage memory. IEEE Transactions on Nanotechnology, 7(4), 2008.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Experimentation, Performance

Keywords:
energy efficiency, memory management, phase change memory