Serial reconfigurable mismatch-tolerant clock distribution

ABSTRACT

We present an unconventional clock distribution that emphasizes flexibility and layout independence. It suits a variety of applications, clock domain shapes and sizes using a modular standard cell approach that compensates intra-die temperature and process variances. Our clock distribution provides control over regional clock skew, permits use in beneficial skew applications and facilitates silicon-debug. By adding routing to the serial clock network, we permit post-silicon resizing and reshaping of clock domains. Defective sections of the clock network can be bypassed, providing post silicon repair capability to the network.

REFERENCES

• 1: J. Rosenfeld and E. G. Friedman, "Design methodology for global resonant H-tree clock distribution networks," Proc. ISCAS 2006.
• 2: W. D. Grover, J. Brown, T. Friesen and S. Marsh, "All-digital multipoint adaptive delay compensation circuit for low skew clock distribution," Electronics Letters, vol. 31, issue 23 (9, Nov. 1995), 1996--1998.
• 3: A. Kapoor, N. Jayakumar and S. P. Khatri, "A novel clock distribution and dynamic de-skewing methodology," Proc. ICCAD 2004, 626--631.
• 4: A. Chattopadhyay and Z. Zilic, "Reconfigurable clock distribution circuitry," Proc. ISCAS 2007, 877--880.
• 5: M. H. Cho, M. Lis, M. Kinsy, K. S. Shim, T. Wen, and S. Devadas, "Oblivious Routing in On-Chip Bandwidth-Adaptive Networks," CSAIL Technical Report TR-2009-011, March 2009.
• 6: M. J. M Pelgrom, A. C. J. Duinmaijer and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, 24, 5 (Oct 1989), 1433--1439.
• 7: B. Linares-Barranco and T. Serrano-Gotarredona, "Cheap and easy systematic CMOS transistor mismatch characterization," Proc. ISCAS 1998, pp. 466--469.

INDEX TERMS

General Terms:
Design, Reliability

Keywords:
clock networks, clock skew, process variation