Statistical reliability analysis under process variation and aging effects

ABSTRACT

Circuit reliability is affected by various fabrication-time and run-time effects. Fabrication-induced process variation has significant impact on circuit performance and reliability. Various aging effects, such as negative bias temperature instability, cause continuous performance and reliability degradation during circuit run-time usage. In this work, we present a statistical analysis framework that characterizes the lifetime reliability of nanometer-scale integrated circuits by jointly considering the impact of fabrication-induced process variation and run-time aging effects. More specifically, our work focuses on characterizing circuit threshold voltage lifetime variation and its impact on circuit timing due to process variation and the negative bias temperature instability effect, a primary aging effect in nanometer-scale integrated circuits. The proposed work is capable of characterizing the overall circuit lifetime reliability, as well as efficiently quantifying the vulnerabilities of individual circuit elements. This analysis framework has been carefully validated and integrated into an iterative design flow for circuit lifetime reliability analysis and optimization.

REFERENCES

• 1: Predictive technology model, http://www.eas.asu.edu/ptm.
• 2: A. Agarawal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intro-die process variations with spatial correlations. In ICCAD, 2003.
• 3: M. Alam, K. Kang, B. C. Paul, and K. Roy. Reliability- and process-variation aware design of VLSI design. In IPFA, India, 2007.
• 4: S. Basu and R. Vemuri. Process variation and nbti tolerant standard cells to improve parametric yield and lifetime of ICs. In ISVLSI, 2007.
• 5: S. Bhardwaj, P. Ghanta, and S. Vrudula. A framwork for statistical timing analysis using non-linear delay and slew models. In ICCAD, Nov. 2006.
• 6: S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula. Predictive modeling of the NBTI effect for reliable design. In CICC, pages 189--192, Sep. 2006.
• 7: S. Chakravarithi, A. T. Krishman, V. Reddy, C. F. Machala, and S. Krishnan. A comprehensive framework for predictive modeling of negative bias temperature instability. In Annual International Reliabilty Physics Symposium, Phoenix, 2004.
• 8: H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah. Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions. In DAC, 2005.
• 9: J. P. Fishburn and A. E. Dunlop. TILOS: a posynomial programming approach to transistor sizing. In ICCAD, 1985.
• 10: M. R. Guthaus, N. Venkateswarann, C. Visweswariah, and V. Zolotov. Gate sizing using incremental parameterized statistical timing analysis.
• 11: K. Kang, S. P. Park, K. Roy, and M. A. Alam. Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performace. In ICCAD, 2007.
• 12: H. Kufluoglu and M. Alam. A generailized reaction-diffusion model with explicit H - H₂ dynamics for negative-bias temperature-instability (NBTI) degradation. IEEE Trans. on Electron Devices, 54(5):1101--1107, May 2007.
• 13: S. Kumar, C. H. Kim, and S. Sapatnekar. An analytical model for negative bias temperature instability. In ICCAD, Nov. 2006.
• 14: S. Kumar, C. H. Kim, and S. Sapatnekar. NBTI-aware synthesis of digital circuits. In DAC, June 2007.
• 15: S. Kumar, J. Li, C. Talarico, and J. Wang. A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching. In DATE, 2005.
• 16: X. Li. Asymptotic probability extraction for non-normal distribution of circuit. In ICCAD, 2004.
• 17: D. Mogal, H. Qian, S. Sapatnekar, and K. Bazargan. Clustering based prining for statistical criticality computation under process variation. In ICCAD, 2007.
• 18: T. Sakurai and A. R. Newton. Alpha-power law mosfet model and its application to cmos invert delay and other formulars. IEEE Journal of Solid-State Circuits, 25(2):584--594, Apr. 1990.
• 19: D. Shroder and J. A. Babcock. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. Journal of Applied Physics, 94(1), July 2003.
• 20: W. Wang, Z. Wei, S. Yang, and Y. Cao. An efficient method to identify critical gates under circuit aging. In ICCAD, 2007.
• 21: W. Wang, S. Yang, S. Bhaedwaj, R. Vattikonda, S. Vrudhula, F. Liu, and Y. Cao. The impact of NBTI on the performance of combinational and sequential circuits. In DAC, June 2007.
• 22: W.-P. Wang, V. Reddy, B. Yang, V. Balakrishnan, S. Krishnan, and Y. Cao. Statistical predction of circuit aging under process variation. In CICC, 2008.
• 23: W.-P. Wang, S.-Q. Yang, and Y. Cao. Node criticality computation for circuit timing analysis and optimization under NBTI effect. In ISQED, 2008.
• 24: Y. Wang, X. Zeng, J. Tao, H. Zhu, X. Luo, C. Yan, and W. Cai. Adaptive stochastic collocation method (ASCM) for parameterized statistical timing analysis with quadratic delay model. In ISQED, 2008.
• 25: J. Xiong, V. Zolotov, C. Visweswariah, and N. Venkateswara. Criticality compuatation in parameterized statistical timing. In DAC, 2006.
• 26: B. Zhang and M. Orshansky. Modeling of nbti-induced pmos degradation under arbitrary dynamic temperature variation. In ISQED, 2008.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design, Performance

Keywords:
NBTI, process variations, yield