Spectral techniques for high-resolution thermal characterization with limited sensor data

ABSTRACT

Elevated chip temperatures are true limiters to the scalability of computing systems. Excessive runtime thermal variations compromise the performance and reliability of integrated circuits. To address these thermal issues, state-of-the-art chips have integrated thermal sensors that monitor temperatures at a few selected die locations. These temperature measurements are then used by thermal management techniques to appropriately manage chip performance. Thermal sensors and their support circuitry incur design overheads, die area, and manufacturing costs. In this paper, we propose a new direction for full thermal characterization of integrated circuits based on spectral Fourier analysis techniques. Application of these techniques to temperature sensing is based on the observation that die temperature is simply a space-varying signal, and that space-varying signals are treated identically to time-varying signals in signal analysis. We utilize Nyquist-Shannon sampling theory to devise methods that can almost fully reconstruct the thermal status of an integrated circuit during runtime using a minimal number of thermal sensors. We propose methods that can handle uniform and non-uniform thermal sensor placements. We develop an extensive experimental setup and demonstrate the effectiveness of our methods by thermally characterizing a 16-core processor. Our method produces full thermal characterization with an average absolute error of 0.6% using a limited number of sensors.

REFERENCES

• 1: D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," in International Symposium on Computer Architecture, 2000, pp. 83--94.
• 2: J. Henning, "SPEC CPU2000: Measuring CPU Performance in the New Millennium," IEEE Computer, vol. 33(7), pp. 28--35, 2000.
• 3: ITRS, "International Technology Roadmap for Semiconductors," http://public.itrs.net, 2007.
• 4: M. Kadin and S. Reda, "Frequency and Voltage Planning for Multi-Core Processors Under Thermal Constraints," in International Conference on Computer Design, 2008, pp. 463--470.
• 5: R. Kessler, E. McLellan, and D. Webb, "The Alpha 21264 Microprocessor Architecture," in Proc. International Conference on Computer Aided Design, 1998, pp. 90--95.
• 6: W. Liao, L. He, and K. Lepak, "Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level," Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24(7), pp. 1042--1053, 2005.
• 7: F. Liu, "A General Framework for Spatial Correlation Modeling in VLSI Design," in Proc. Design Automation Conference, 2007, pp. 817--822.
• 8: J. Long, S. Memik, G. Memik, and R. Mukherjee, "Thermal Monitoring Mechanisms for Chip Multiprocessors," in ACM Transactions on Architecture and Code Optimization, vol. 5(2), 2008, pp. 9:1--9:23.
• 9: S. O. Memik, R. Mukherjee, M. Ni, and J. Long, "Optimizing Thermal Sensor Allocation for Microprocessors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27(3), pp. 516--527, 2008.
• 10: R. Mukherjee and S. Memik, "Systematic Temperature Sensor Allocation and Placement for Microprocessors," Design Automation Conference, pp. 542--547, 2006.
• 11: J. Parker, R. Kenyon, and D. Troxel, "Comparison of Interpolating Methods for Image Resampling," IEEE Transactions on Medical Imaging, vol. 2(1), pp. 31--39, 1983.
• 12: M. D. Powell, M. Gomaa, and T. N. Vijaykumar, "Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Trhough the Operating System," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2004, pp. 260--270.
• 13: W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C, second, Ed. Cambridge University Press, 1996.
• 14: M. J. Roberts, Signals and Systems, First, Ed. McGraw Hill, 2004.
• 15: K. D. Sauer and J. P. Allebach, "Iterative Reconstruction of Band-Limited Images from Nonuniformly Spaced Samples," IEEE Trans. Circuits and Systems, vol. 34, no. 12, pp. 1497--1506, 1987.
• 16: K. Skadron, "Hybrid Architectural Dynamic Thermal Management," in Design, Automation and Test in Europe, 2004, pp. 10--15.
• 17: K. Skadron, S. Ghosh, S. Velusamy, K. Sankaranarayanan, and M. Stan, "HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design," Transactions on VLSI Systems, vol. 15(5), pp. 501--513, 2006.
• 18: S. Wilton and N. P. Jouppi, "CACTI: An Enhanced Cache Access and Cycle Time Model," IEEE Journal Solid-State Circuits, vol. 31(5), pp. 677--688, 1996.
• 19: S. Zhang and K. S. Chatha, "Approximation Algorithm for the Temperature-Aware Scheduling Problem," in Proc. International Conference on Computer Aided Design, 2007, pp. 281--288.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Algorithms, Design, Performance

Keywords:
spatial estimation, spectral methods, thermal management, thermal sensors