O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration

ABSTRACT

In this work, we present a new optical routing framework, O-Router for future low-power on-chip optical interconnect integration utilizing silicon compatible nano-photonic devices. We formulate the optical layer routing problem as the minimization of total on-chip optical modulator cost (laser power consumption) with Integer Linear Programming technique under various detection constraints. Key techniques for variable number reduction and routing speedup are also explored and utilized. O-Router is tested on optical netlist benchmarks modified from top global nets of ISPD98/08 routing benchmarks. O-Router experimental results are compared with conventional minimum spanning tree algorithm, demonstrating an average of over 50% improvement in terms of total on-chip optical layer power reduction.

REFERENCES

• 1: RSoft Photonics CAD Suite version 5.1.7, by RSOFT Inc.
• 2: G. Chen et al. Predictions of CMOS Compatible On-Chip Optical Interconnect. In International Workshop on System Level Interconnect Prediction, pages 13--20, 2005.
• 3: R. T. Chen. Optical Interconnects and VLSI Photonics. In IEEE LEOS 2004 Summer Topical Meeting, LEOS Newsletters No. 5, pages 8--9, June 2004.
• 4: D. Ding and D. Z. Pan. OIL: A Nano-photonics Optical Interconnect Library for a New Photonic Networks-on-Chip Architecture. In Proc. System-Level Interconnect Prediction, 2009.
• 5: J. W. Goodman. Optical Interconnects for VLSI Systems. In Proc. of IEEE, volume 72, pages 850--866, July 1984.
• 6: W. M. J. Green et al. Ultra-Compact Low RF Power 10Gb/s Silicon MachZehnder Modulator. In Proc. of the 20th Annual Meeting of the IEEE Lasers & Electro Optics Society, 2007.
• 7: L. Gu et al. High Speed Silicon Photonic Crystal Waveguide Modulator for Low Voltage Applicatoin. In Applied Physics Letters, 90, 071105, 2007.
• 8: International Technology Roadmap for Semiconductors. 2008.
• 9: M. J. Kobrinsky. On-Chip Optical Interconnects. In INTEL Technol. J8(2), pages 129--141, 2004.
• 10: S. J. Koester et al. Germanium-on-Insulator Photodetectors. In IEEE International Conference on Group VI Photonics, pages 171--173, 2005.
• 11: Y. Massoud et al. Subwavelength Nanophotonics for Future Interconnects and Architectures. In invited talk, NRI SWAN Center, Rice University, 2008.
• 12: D. A. B. Miller. Device Requirement for Optical Interconnects to Silicon Chips. In Proc. of IEEE Special Issue on Silicon Photonics, 2009.
• 13: J. R. Minz et al. Optical Routing for 3-D System-on-Package. In IEEE Transactions on Components and Packaging Technologies, Dec 2007.
• 14: I. O'Conor et al. On-Chip Optical Interconnect for Low-Power. In E. Macii(Ed), Ultra-Low Power Electronics and Design. Kluwer Academic Publishers, 2004.
• 15: Y. A. Vlasov. Silicon Photonics for Next Generation Computing Systems. In European Conference and Exhibition on Optical Communication, Sep 2008.
• 16: Y. A. Vlasov et al. Active Control of Slow Light on a Chip with Photonic Crystal Waveguides. In Nature, volume 438, Nov 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
integer linear programming, low power nanophotonic integration, optical routing