Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Software accounts for more than 80% of embedded system development efforts, so software performance estimation is a very important issue in system design. Recently, source level simulation (SLS) has become a state-of-the-art approach for software simulation in system level design. However, the simulation accuracy relies on the mapping between source code and binary code, which can be destroyed by compiler optimizations. This drawback strongly limits the usability of this technique in practical system design. We introduce an approach to overcome this limitation by converting source code to a low level representation, called intermediate source code (ISC). ISC has accounted for most compiler optimizations and has a structure close to binary code, so it allows for accurate back-annotation of timing information from the binary level. To show the benefits of our approach, we present a quantitative comparison of the related techniques with the proposed one, using a set of benchmarks.

REFERENCES

• 1: Jwahar R. Bammi , Wido Kruijtzer , Luciano Lavagno , Edwin Harcourt , Mihai T. Lazarescu, Software performance estimation strategies in a system-level design tool, Proceedings of the eighth international workshop on Hardware/software codesign, p.82-86, May 2000, San Diego, California, United States [doi>10.1145/334012.334028]
• 2: Eric Cheung , Harry Hsieh , Felice Balarin, Framework for fast and accurate performance simulation of multiprocessor systems, Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop, p.21-28, November 07-09, 2007 [doi>10.1109/HLDVT.2007.4392780]
• 3: M.-K. Chung, S. Yang, S.-H. Lee, and C.-M. Kyung. System-level HW/SW co-simulation framework for multiprocessor and multithread SoC. In Proceedings of IEEE VLSI-TSA international symposium on VLSI Design, Automation and Test, 2005.
• 4: Franco Fummi , Giovanni Perbellini , Mirko Loghi , Massimo Poncino, ISS-centric modular HW/SW co-simulation, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA [doi>10.1145/1127908.1127918]
• 5: P. Giusto , G. Martin , E. Harcourt, Reliable estimation of execution time of embedded software, Proceedings of the conference on Design, automation and test in Europe, p.580-589, March 2001, Munich, Germany
• 6: Torsten Kempf , Kingshuk Karuri , Stefan Wallentowitz , Gerd Ascheid , Rainer Leupers , Heinrich Meyr, A SW performance estimation framework for early system-level-design using fine-grained instrumentation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 7: M. Lazarescu, M. Lajolo, J. Bammi, E. Harcourt, and L. Lavagno. Compilation-based software performance estimation for system level design. In Proceedings of the International Workshop on HW/SW Codesign, 2000.
• 8: Jong-Yeol Lee , In-Cheol Park, Timed compiled-code simulation of embedded software for performance analysis of SOC design, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513994]
• 9: Trevor Meyerowitz , Alberto Sangiovanni-Vincentelli , Mirko Sauermann , Dominik Langen, Source-level timing annotation and simulation for a heterogeneous multiprocessor, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403442]
• 10: Takashi Nakada , Tomoaki Tsumura , Hiroshi Nakashima, Design and Implementation of aWorkload Specific Simulator, Proceedings of the 39th annual Symposium on Simulation, p.230-243, April 02-06, 2006 [doi>10.1109/ANSS.2006.19]
• 11: Jürgen Schnerr , Oliver Bringmann , Alexander Viehl , Wolfgang Rosenstiel, High-performance timing simulation of embedded software, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391543]
• 12: Zhonglei Wang , Antonio Sanchez , Andreas Herkersdorf, SciSim: a software performance estimation framework using source code instrumentation, Proceedings of the 7th international workshop on Software and performance, June 23-26, 2008, Princeton, NJ, USA [doi>10.1145/1383559.1383565]
• 13: Vojin Živojnovic , Heinrich Meyr, Compiled HW/SW co-simulation, Proceedings of the 33rd annual Design Automation Conference, p.690-695, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240649]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Measurement techniques

Additional Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.5 Model Development

General Terms:
Design, Performance

Keywords:
iSciSim, software timing simulation, system level design