A moment-based effective characterization waveform for static timing analysis

ABSTRACT

Static timing analysis of VLSI circuits relies on tabular models of logic gates obtained during library characterization. At characterization time logic gates are simulated at the circuit level with a range of input waveforms (e.g., saturated ramps with different slews) and various output loads. At timing analysis time the same gates are driven by input waveforms that differ from the class of characterization waveforms. This paper proposes a method for mapping the waveforms that arise in static timing analysis to members of the class of waveforms used to characterize gate timing performance during library characterization. The method is based on the moments of the input waveform, which describe concisely the salient features of the waveform. The mapping between the input waveform and the effective characterization waveform is accomplished by positing functional relationships between the input waveform's moments and the parameters of the characterization waveform. The unknown coefficients of this functional relationship are determined by minimizing the worst case error of the output waveform over a representative set of input waveforms and gate loads. The technique requires no change to the library characterization procedure, and minimal change to the static timing tool with little to no additional computational burden on the timer.

REFERENCES

• 1: Composite Current Source Model, Synopsys web resource, www.synopsys.com/products/libertyccs/libertyccs.html.
• 2: Effective Current Source Model, Cadence web resource, www.cadence.com/partners/languages/ecsm.aspx.
• 3: J. Qian, S. Pullela and L. T. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 13, pp. 1526--1535, 1994.
• 4: M. Hashimoto, Y. Yamada and H. Onodera, "Equivalent waveform propagation for static timing analysis," Proc. of IEEE International Conference on Computer Aided Design, pp. 169--175, 2003.
• 5: P. Feldmann, S. Abbaspour, D. Sinha, G. Schaeffer, R. Banerji and H. Gupta, "Driver waveform computation for timing analysis with multiple voltage threshold driver models," Proc. of ACM/IEEE Design Automation Conference, pp. 425--428, 2008.
• 6: I. Keller, K. H. Tam and V. Kariat, "Challenges in gate level modeling for delay and SI at 65nm and below," Proc. of ACM/IEEE Design Automation Conference, pp. 468--473, 2008.
• 7: S. Raja, F. Varadi, M. R. Becer and J. Geada, "Transistor level gate modeling for accurate and fast timing, noise, and power analysis," Proc. of ACM/IEEE Design Automation Conference, pp. 456--461, 2008.
• 8: N. Menezes, C. V. Kashyap and C. S. Amin, "A true electrical cell model for timing, noise, and power grid verification," Proc. of ACM/IEEE Design Automation Conference, pp. 462--467, 2008.
• 9: "Motivations and methodology for nanometer library characterization", Cadence technical paper, www.cadence.com.
• 10: S. Nazarian, M. Pedram, E. Tuncer and T. Lin, "Sensitivity-based gate delay propagation in static timing analysis," Proc. International Symposium on Quality of Electronic Design, pp. 536--541, 2005.
• 11: D. Blaauw, V. Zolotov and S. Sundareswaran, "Slope propagation in static timing analysis," IEEE Trans. On Computer Aided-Design of Integ. Cir. & Sys., pp. 1180--1195, 2002.
• 12: A. Jain, D. Blaauw and V. Zolotov, "Accurate delay computation for noisy waveform shapes," Proc. of IEEE International Conference on Computer-Aided Design, pp. 946--952, 2005.
• 13: A. R. Conn, K. Scheinberg and Ph. L. Toint, "A derivative-free optimization algorithm in practice," Proceedings of the 7^th AIAA/USAF/NASA/ISSMO Symposium on Multidisciplinary Analysis and Optimization, 1988, St. Louis, MO.
• 14: A. R. Conn, K. Scheinberg and Ph. L. Toint, "On the convergence of derivative-free methods for unconstrained optimization," Approximation Theory and Optimization, tribute to M. J. D. Powell, ed. M. D. Buhmann and A. Iserles, Cambridge University Press, pp. 83--108, 1997.
• 15: A. R. Conn, K. Scheinberg and Ph. L. Toint, "Recent progress in unconstrained nonlinear optimization without derivatives," Journal of Mathematical Programming, vol. 79, pp. 397--414, 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms

Keywords:
current source model, timing analysis