| Addressing design margins through error-tolerant circuits |
| Full text |
Pdf
(615 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 46th Annual Design Automation Conference
table of contents
San Francisco, California
SESSION: Mechanisms for surviving uncertainty: opportunities and prospects
table of contents
Pages 11-12
Year of Publication: 2009
ISBN:978-1-60558-497-3
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 16, Downloads (12 Months): 16, Citation Count: 0
|
|
|
ABSTRACT
We review adaptive design techniques with particular emphasis on error-tolerant techniques. We compare and contrast traditional adaptive approaches with error-tolerant techniques and analyze the margins eliminated by each of them. We discuss the applications of the latter to on-chip communication and signal-processing. Finally, we focus on a specific example of an error-tolerant technique for general-purpose computing called Razor.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
A. Drake, et al., ISSCC, 2007
|
| |
2
|
T. Burd, et al., JSSC, Vol. 35, No. 11, 2000
|
| |
3
|
M. Nakai, et al., JSSC, Vol. 40, No. 1, 2005
|
| |
4
|
K. Nowka, et al., JSSC, Vol. 37, No. 11, 2002
|
| |
5
|
Worm et al., TVLSI, Vol. 13, No. 1, January 2005.
|
| |
6
|
R. Hegde and N. R. Shanbhag, JSSC, Vol. 39, No. 2, February 2004.
|
| |
7
|
S. Das, et al., JSSC, Vol. 41, No. 4, 2006
|
| |
8
|
Blaauw et al., ISSCC 2008
|
| |
9
|
Bowman et al., ISSCC 2008
|
|